- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375854 > FM93C06V (Fairchild Semiconductor Corporation) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號(hào)： | FM93C06V |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | DRAM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個(gè)2 KB的EEPROM的國內(nèi)256個(gè)8位每字舉辦的串行CMOS |
| 文件頁數(shù)： | 7/13頁 |
| 文件大?。?/td> | 114K |
| 代理商： | FM93C06V |
7
www.fairchildsemi.com
FM93C06 Rev. C.1
F
(
T
The Erase all instruction will program all locations to a logical
“
1
”
state. Input information (Start bit, Opcode and Address) for this
WDS instruction should be issued as listed under Table1. After
inputting the last bit of data (A0 bit), CS signal must be brought low
before the next rising edge of the SK clock. This falling edge of the
CS initiates the self-timed programming cycle. It takes t
WP
time
(Refer appropriate DC and AC Electrical Characteristics table) for
the internal programming cycle to finish. During this time, the
device remains busy and is not ready for another instruction.
Status of the internal programming can be polled as described
under WRITE instruction description. While the device is busy, it
is recommended that no new instruction be issued. Refer Erase
All cycle diagram.
Note:
The Fairchild CMOS EEPROMs do not require an
“
ERASE
”
or
“
ERASE ALL
”
instruction prior to the
“
WRITE
”
or
“
WRITE ALL
”
instruction, respectively. The
“
ERASE
”
and
“
ERASE ALL
”
instructions are included to maintain compatibility with
earlier technology EEPROMs.Clearing of Ready/Busy status
When programming is in progress, the Data-Out pin will display
the programming status as either BUSY (low) or READY (high)
when CS is brought high (DO output will be tri-stated when CS is
low). To restate, during programming, the CS pin may be brought
high and low any number of times to view the programming status
without affecting the programming operation. Once programming
is completed (Output in READY state), the output is
‘
cleared
’
(returned to normal tri-state condition) by clocking in a Start Bit.
After the Start Bit is clocked in, the output will return to a tri-stated
condition. When clocked in, this Start Bit can be the first bit in a
command string, or CS can be brought low again to reset all
internal circuits. Refer Clearing Ready Statusdiagram.
Related Document
Application Note: AN758 - Using Fairchild
’
s MICROWIRE
EE-
PROM.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FM93C06EM8 | Microwire Serial EEPROM |
| FM93C06EMT8 | Microwire Serial EEPROM |
| FM93C06EN | Microwire Serial EEPROM |
| FM93C06LEM8 | Microwire Serial EEPROM |
| FM93C06LEMT8 | Microwire Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FM93C06VM8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Microwire Serial EEPROM |
| FM93C06VMT8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Microwire Serial EEPROM |
| FM93C06VN | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Microwire Serial EEPROM |
| FM93C46 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:1024-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus) |
| FM93C46A | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:1K-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。