- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375850 > FM3540 (Fairchild Semiconductor Corporation) 4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches PDF資料下載
參數(shù)資料
| 型號(hào)： | FM3540 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | 4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| 中文描述： | 4 / 5位復(fù)用，1位鎖定端口與標(biāo)準(zhǔn)2線總線接口和非揮發(fā)性鎖存 |
| 文件頁(yè)數(shù)： | 4/10頁(yè) |
| 文件大?。?/td> | 100K |
| 代理商： | FM3540 |
4
www.fairchildsemi.com
F
4
FM3540/60 Rev. C
Multiplexer Logic
The output multiplexer logic determines what value is actually
output to the Y-port. The value that is output is dependent upon b7-
b6 of the SOPRA and SOPRB registers, as well as the external
mux_sel and override# inputs. The is only one set of MXS bits in
the SOPRA and SOPRB registers. Regardless of whether one
writes to SOPRA or SOPRB register for setting the MXS bits, the
result is the same. These same bits appear in both the registers.
If the mux_sel is logic 0 and OVRD is logic 1, then, if b7,b6 is “10”
then the value on the I-port is passed. When b7 is “00” the value
of the SOPRA register is passed on the next IIC stop condition,
and .When b7 is “01” the value of the SOPRB register is passed
on the next IIC stop condition. If mux_sel is logic 1 and OVRD is
logic 1, the input lines I0-4 are used to drive the outputs. The above
table describes all the combinations.
IIC Interface
The IIC Interface is a standard slave interface. As a slave interface
the device will not generate its own clock. Data can be read from
and written into the device. Commands for reading and writing the
registers are generated by the IIC
Master.
START and STOP Conditions
If so desired only the SOPRA register can be read. This is
accomplished by issuing a stop command after acknowledge bit
for the first byte read. If no stop is issued, the device will output the
registers in the above sequence.
Writing to the Registers
Data is written to the SOPR registers through the serial port
interface. When a write request is received with the Start Address
it is assumed that the intent is to write the SOPR registers. The
value placed in the least 6 significant bits of the register contain the
new code to be placed in the SOPR A/B registers. The value of the
two most significant bits must contain the address of the destina-
tion register SOPRA or SOPRB.
The internal non-volatile latch takes about 10 ms to update its
data. The new data is reflected on the outputs after the internal
non-volatile latch is updated, if the corresponding select bits
(MXSx, OVRD and mux_sel) are set to reflect the state of the non-
volatile register
Register Read Sequence
Slave
Address
SOPRA
SOPRB
PIPR
S
R A Register A Register A Register A P
S
1001110
1
A 00bbbbbb
A 00bbbbbb
A 00bbbbbb
A
P
Register Write Sequence
Slave
Address W A Register A S
SOPRx
S
S
1001110
0
A xxbbbbbb
A
S
xx = Register Selection bits (MXSB and MXSA) xx = 00 selects
SOPRA, 01 selects SOPRB
Register Write Sequence using
Repeated Start Condition
Slave
SOPRA
Register
Slave
SOPRx
Register
S Address R A
A S Address W A
A P
S 1001110 1
A 00bbbbbb A
S 1001110 0
A xxbbbbbb A
P
Figure 4
The IIC protocol uniquely defines START and STOP conditions.
A START condition is defined as a HIGH to LOW transition of the
SDA signal while SCL is HIGH. A STOP condition is defined as a
LOW to HIGH transition of the SDA signal while SCL is HIGH.
These are shown in Figure 2.
Device Addressing
The device uses 7 bit IIC addressing. The address has been
defined as 1001 110 if the ASEL input is ‘1’ and 0110 111 if the
ASEL input is ‘0’. The address byte is the first byte of data sent after
a start condition. This is the only address that this device will
respond to. The device will not respond to the general call address
0000 000.
Reading from the Registers
Data can be read from both of the internal registers. All reads are
non-destructive and do not change the value in the register or the
internal state of the device. When a start condition is received with
a read request both registers can be read out in the following
sequence.
(1)
SOPRA - Serial Output Port Register A
(2)
SPORB - Serial Output Port Register B
(3)
PIPR - PORT-I Value
SDA
SCL
START
Condition
STOP
Condition
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FM3540CMT14 | 4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| FM3560M20 | 4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| FM3560MT20 | 4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| FM3540CM14 | 4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| FM3560 | 5-Bit Multiplexed,1-Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches(5位多路傳輸?shù)膸?biāo)準(zhǔn)兩線控制的總線接口和非易失性鎖存器的1位鎖存器接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FM3540CM14 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| FM3540CM14X | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| FM3540CMT14 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| FM3540SM14 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
| FM3540SMT14 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。