- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375849 > FM3204 (Electronic Theatre Controls, Inc.) Integrated Processor Companion with Memory PDF資料下載
參數(shù)資料
| 型號： | FM3204 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated Processor Companion with Memory |
| 中文描述： | 綜合處理器與記憶體伴侶 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大小： | 285K |
| 代理商： | FM3204 |
VDD
FM3204/16/64/256
Rev 2.1
Dec. 2004
Page 5 of 20
Figure 2. Low Voltage Reset
The watchdog timer can also be used to assert the
reset signal (/RST). The watchdog is a free running
programmable timer. The period can be software
programmed from 100 ms to 3 seconds in 100 ms
increments via a 5-bit nonvolatile register. All
programmed settings are minimum values and vary
with temperature according to the operating
specifications. The watchdog has two additional
controls associated with its operation, a watchdog
enable bit (WDE) and timer restart bits (WR). Both
the enable bit must be set and the watchdog must
timeout in order to drive /RST active. If a reset event
occurs, the timer will automatically restart on the
rising edge of the reset pulse. If not enabled, the
watchdog timer runs but has no effect on /RST. Note
that setting the maximum timeout setting (11111b)
disables the counter to save power. The second
control is a nibble that restarts the timer preventing a
reset. The timer should be restarted after changing the
timeout value.
The watchdog timeout value is located in register
0Ah, bits 4-0, and the watchdog enable is bit 7. The
watchdog is restarted by writing the pattern 1010b to
the lower nibble of register 09h. Writing this pattern
will also cause the timer to load new timeout values.
Writing other patterns to this address will not affect
its operation. Note the watchdog timer is free-
running. Prior to enabling it, users should restart the
timer as described above. This assures that the full
timeout period will be set immediately after enabling.
The watchdog is disabled when V
DD
is below V
TP
.
The following table summarizes the watchdog bits. A
block diagram follows.
Watchdog timeout
WDT4-0
Watchdog enable
WDE
Watchdog restart
WR3-0
0Ah, bits 4-0
0Ah, bit 7
09h, bits 3-0
Figure 3. Watchdog Timer
Manual Reset
The /RST pin is bi-directional and allows the
FM32xx to filter and de-bounce a manual reset
switch. The /RST input detects an external low
condition and responds by driving the /RST signal
low for 100 ms.
MCU
Figure 4. Manual Reset
Note that an internal weak pull-up on /RST
eliminates
the
need
for
components.
additional
external
Reset Flags
In case of a reset condition, a flag will be set to
indicate the source of the reset. A low V
DD
reset or
manual reset is indicated by the POR flag, register
09h bit 6. A watchdog reset is indicated by the WTR
flag, register 09h bit 7. Note that the flags are
internally set in response to reset sources, but they
must be cleared by the user. When the register is
read, it is possible that both flags are set if both have
occurred since the user last cleared them.
Early Power Fail Comparator
An early power fail warning can be provided to the
processor well before V
DD
drops out of spec. The
comparator is used to create a power fail interrupt
(NMI). This can be accomplished by connecting the
PFI pin to the unregulated power supply via a resistor
divider. An application circuit is shown below. The
voltage on the PFI input pin is compared to an
onboard 1.2V reference. When the PFI input voltage
drops below this threshold, the comparator will drive
the PFO pin to a low state. The comparator has 100
mV (max) of hysteresis to reduce noise sensitivity,
only for a rising PFI signal. For a falling PFI edge,
there is no hysteresis.
VTP
t
RPU
RST
Timebase
Counter
Watchdog
timeout
100 ms
clock
WDE
/RST
WR3-0
= 1010b to restart
FM32xx
Reset
Switch
RST
Switch
Behavior
RST
FM32xx
drives
100 ms
相關PDF資料 |
PDF描述 |
|---|---|
| FM3204-G | Integrated Processor Companion with Memory |
| FM3204-S | Integrated Processor Companion with Memory |
| FM3216 | Integrated Processor Companion with Memory |
| FM3216-G | Integrated Processor Companion with Memory |
| FM3216-S | Integrated Processor Companion with Memory |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FM3204-G | 功能描述:監(jiān)控電路 4K w/Pwr Mon WDT Bat Sw Pwr Fail RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| FM3204-GTR | 功能描述:監(jiān)控電路 4K w/Pwr Mon WDT Bat Sw Pwr Fail RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| FM3204-S | 功能描述:監(jiān)控電路 4K w/Pwr Mon WDT Bat Sw Pwr Fail RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| FM3204-STR | 功能描述:監(jiān)控電路 4K w/Pwr Mon WDT Bat Sw Pwr Fail RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| FM320A | 制造商:RECTRON 制造商全稱:Rectron Semiconductor 功能描述:SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER VOLTAGE RANGE 20 to 60 Volts CURRENT 3.0 Amperes |
發(fā)布緊急采購，3分鐘左右您將得到回復。