• <i id="ihtny"><label id="ihtny"><label id="ihtny"></label></label></i>
    <i id="ihtny"><dl id="ihtny"><dfn id="ihtny"></dfn></dl></i>
    參數(shù)資料
    型號(hào): FM24C05ULEMT8
    廠商: FAIRCHILD SEMICONDUCTOR CORP
    元件分類: DRAM
    英文描述: I2C Serial EEPROM
    中文描述: 512 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
    封裝: PLASTIC, TSSOP-8
    文件頁(yè)數(shù): 12/14頁(yè)
    文件大?。?/td> 105K
    代理商: FM24C05ULEMT8
    12
    www.fairchildsemi.com
    FM24C04U/05U Rev. A.3
    F
    S
    T
    O
    P
    A
    C
    K
    NO
    A
    C
    K
    SLAVE
    ADDRESS
    A
    C
    K
    A
    C
    K
    S
    T
    A
    R
    T
    S
    T
    A
    R
    T
    WORD
    ADDRESS
    SLAVE
    ADDRESS
    Bus Activity:
    Master
    SDA Line
    Bus Activity:
    EEPROM
    DATA n
    S
    T
    O
    P
    A
    C
    K
    Bus Activity:
    Master
    SDA Line
    Bus Activity:
    EEPROM
    A
    C
    K
    DATA n + x
    A
    C
    K
    DATA n + 2
    DATA n +1
    DATA n +1
    A
    C
    K
    NO
    A
    C
    K
    Slave
    Address
    Read Operations
    Read operations are initiated in the same manner as write
    operations, with the exception that the R/W bit of the slave
    address is set to a one. There are three basic read operations:
    current address read, random read, and sequential read.
    Current Address Read
    Internally the FM24C04U/05U contains an address counter that
    maintains the address of the last byte accessed, incremented by
    one. Therefore, if the last access (either a read or write) was to
    address n, the next read operation would access data from
    address n + 1. Upon receipt of the slave address with R/W set to
    one, the FM24C04U/05U issues an acknowledge and transmits
    the eight bit word. The master will not acknowledge the transfer
    but does generate a stop condition, and therefore the FM24C04U/
    05U discontinues transmission. Refer to Figure 6 for the se-
    quence of address, acknowledge and data transfer.
    Random Read
    Random read operations allow the master to access any memory
    location in a random manner. Prior to issuing the slave address
    with the R/W bit set to one, the master must first perform a
    dummy
    write operation. The master issues the start condition,
    slave address with the R/W bit set to zero and then the byte
    address is read. After the byte address acknowledge, the master
    immediately issues another start condition and the slave address
    with the R/W bit set to one. This will be followed by an acknowl-
    edge from the FM24C04U/05U and then by the eight bit word. The
    master will not acknowledge the transfer but does generate the
    stop condition, and therefore the FM24C04U/05U discontinues
    transmission. Refer to Figure 7for the address, acknowledge, and
    data transfer sequence.
    Sequential Read
    Sequential reads can be initiated as either a current address read
    or random access read. The first word is transmitted in the same
    manner as the other read modes; however, the master now
    responds with an acknowledge, indicating it requires additional
    data. The FM24C04U/05U continues to output data for each
    acknowledge received. The read operation is terminated by the
    master not responding with an acknowledge or by generating a
    stop condition.
    The data output is sequential with the data from address n
    followed by the data from n + 1. The address counter for read
    operations increments all word address bits, allowing the entire
    memory contents to be serially read during one operation. After
    the entire memory has been read, the counter "rolls over" to the
    beginning of the memory. FM24C04U/05U continues to output
    data for each acknowledge received. Refer to Figure 8for the
    address, acknowledge, and data transfer sequence.
    Current Address Read (Figure 6)
    S
    T
    O
    P
    DATA
    A
    C
    K
    NO
    A
    C
    K
    S
    T
    A
    R
    T
    SLAVE
    ADDRESS
    Bus Activity:
    Master
    SDA Line
    Bus Activity:
    EEPROM
    1 0 1 0 1
    Random Read (Figure 7)
    Sequential Read (Figure 8)
    相關(guān)PDF資料
    PDF描述
    FM24C05ULEN I2C Serial EEPROM
    FM24C05ULM8 I2C Serial EEPROM
    FM24C05ULMT8 I2C Serial EEPROM
    FM24C05ULN I2C Serial EEPROM
    FM24C05ULVM8 I2C Serial EEPROM
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    FM24C05ULEN 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
    FM24C05ULM8 功能描述:電可擦除可編程只讀存儲(chǔ)器 SOIC-8 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
    FM24C05ULM8X 功能描述:電可擦除可編程只讀存儲(chǔ)器 SOIC-8 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
    FM24C05ULMT8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
    FM24C05ULN 功能描述:電可擦除可編程只讀存儲(chǔ)器 DIP-8 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8