參數(shù)資料
型號: FIN324CGFX
廠商: Fairchild Semiconductor
文件頁數(shù): 6/19頁
文件大?。?/td> 0K
描述: IC SER DES 24BIT ULP 42-BGA
產(chǎn)品變化通告: Mold Compound Change 09/May/2007
Design/Process Change 07/May/2007
標準包裝: 3,000
系列: SerDes™
功能: 串行器/解串器
輸入類型: LVCMOS
輸出類型: LVCMOS
輸入數(shù): 24
輸出數(shù): 24
電源電壓: 1.6 V ~ 3 V
工作溫度: -30°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 42-VFBGA
供應商設備封裝: 42-BGA
包裝: 帶卷 (TR)
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FIN324C Rev. 1.1.4
14
SerDes
FIN324C
24-Bit
Ultra-Low
Power
Serializer
/
Deserializer
Supporting
Single
and
Dual
Displays
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
tVDD-SKEW
Allowed Skew between VDDP
and VDDA/S
(18)
Figure 18
-∞
+∞
ms
tVDD-RES
Minimum Reset Low Time
After VDD Stable
M/S=0, /RES=
(19)
Figure 18
20
s
tRES-STBY
/STBY Wait Time After
/RES
M/S=1 /RES=1, /STBY=
Figure 18
20
s
tDVALID
/STBY to Active Edge of
Strobe
M/S=0 /RES=1
(20)
Figure 18
30
s
Notes:
4.
Active edge of strobe is the rising edge for a write transaction and the falling edge for a read transaction.
5.
Characterized, but not production tested.
6.
Indirectly tested through serial clock frequency and serial data bit tests.
7.
Pulse width low WCLKn measurements are measured at 30% of VDDP. Measurements apply when SLEW=0 or
SLEW=1.
8.
Minimum times occur with maximum oscillator frequency. Maximum times occur with minimum oscillator
frequency.
9.
Write latency is the sum of the delay through the master serializer and slave deserializer, plus the flight time
across the flex cable and I/O propagation delays.
10. Assumes propagation delay across the flex cable and through the I/Os of 20ns.
11. Total read latency tPD-RD is the sum of the Read-Control Phase latency (tPD-RDC) and the Read-Data Phase
latency (tPD-RDD). tPD-RD=tPD-RDC+ tPD-RDD.
12. Read-Control latency is the sum of the delay through the master serializer and slave deserializer, plus flex cable
flight times and I/O propagation delays.
13. Read Data latency is the sum of the delay through the slave serializer and master deserializer, plus flex cable
flight times and I/O propagation delays.
14. SPI-Write latency is the sum of the delay through the master serializer and slave deserializer, plus the flight time
across the flex cable and I/O propagation delays.
15. Timing allows the device to completely reset prior to powering down.
16. Internal reset filter allows assertion prior to completion of read or write date transfer.
17. Timing ensures that last write transaction is complete prior to going into standby.
18. VDDA/S must power up together. VDDP may power-up relative to VDDA/S in any order without static power being
consumed. Guaranteed by characterization.
19. /RES signal should be held low for minimum time specified after supplies go HIGH. It is recommended that
/RES be held low during the power supply ramp.
20. STRBn must be held off until internal oscillator has stabilized.
相關PDF資料
PDF描述
FIN424CMLX IC SERIALIZER 20BIT 32-MLP
FIN425CMLX IC SERIALIZER 20BIT 32-MLP
FMS6502MTC24 IC VIDEO SWITCH 8IN/6OUT 24TSSOP
FSA110UMX_F113 IC SWITCH DPST 10-UMLP
FSA1208BQX IC SWITCH OCTAL SPST 20DQFN
相關代理商/技術參數(shù)
參數(shù)描述
FIN324CMLX 功能描述:顯示驅動器和控制器 Serializer/Deseriali 24-Bit ULP RoHS:否 制造商:Panasonic Electronic Components 工作電源電壓:2.7 V to 5.5 V 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Reel
FIN3383 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 28-Bit Flat Panel Display Link Serializers
FIN3383MTD 功能描述:LVDS 接口集成電路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
FIN3383MTD_Q 功能描述:LVDS 接口集成電路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
FIN3383MTDX 功能描述:LVDS 接口集成電路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel