參數(shù)資料
型號(hào)： FIN24C
廠商： Fairchild Semiconductor Corporation
英文描述： uSerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
中文描述： 使用飛兆半導(dǎo)體μSerDes器件低電壓24位雙向串行器/解串器
文件頁(yè)數(shù)： 13/22頁(yè)
文件大?。?/td> 758K
代理商： FIN24C
13
www.fairchildsemi.com
F
AC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified.
Note 5:
Typical Values are given for V
DD
= 2.775V and T
A
= 25 C. Positive current values refer to the current flowing into device and negative values means current flowing out
of pins. Voltage are referenced to GROUND unless otherwise specified (except V
OD
and V
OD
).
Note 6:
Skew is measured from either the rising or falling edge of CKSO clock to the rising or falling edge of data (DSO). Signals are edge aligned. Both outputs should have iden-
tical load conditions for this test to be valid.
Note 7:
The power-downtime is a function of the CKREF frequency prior to CKREF being stopped HIGH or LOW and the state of the S1/S2 mode pins. The specific number of
clock cycles required for the PLL to be disabled will vary dependent upon the operating mode of the device.
Note 8:
Signals are transmitted from the serializer source synchronously. Note that in some cases data is transmitted when the clock remains at a high state. Skew should only be
measured when data and clock are transitioning at the same time. Total measured input skew would be a combination of output skew from the serializer, load variations and ISI
and jitter effects.
Note 9:
Rising edge of CKP will appear approximately 13 bit times after the falling edge of the CKP output. Falling edge of CKP will occur approximately 8 bit times after a data
transition or 6 bit times after the first falling edge of CSKO. Variation of the data with respect to the CKP signal is due to internal propagation delay differences of the data and CKP
path and propagation delay differences on the various data pins. Note that if the CKREF is not equal to STROBE for the serializer then the CKP signal will not maintain a 50% duty
cycle. The low time of the CKP will remain 13 bit times.
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
(Note 5)
Serializer Input Operating Conditions
t
TCP
CKREF Clock Period
(10 MHz - 20 MHz)
See Figure 17
50.0
T
100
ns
f
REF
CKREF Frequency Relative
CKREF
1.1 *
f
ST
20.0
MHz
to Strobe Frequency
does not equal STROBE
t
CPWH
CKREF Clock High Time
0.2
0.5
T
t
CPWL
CKREF Clock Low Time
0.2
0.5
T
t
CLKT
LVCMOS Input Transition Time
See Figure 17
90.0
ns
t
SPWH
STROBE Pulse Width HIGH/LOW
See Figure 17
(T x 4)/26
(T x 22)/26
ns
f
MAX
Maximum Serial Data Rate
CKREF x 26
260
520
Mb/s
t
STC
DP
(n)
Setup to STROBE
DIRI = 1
2.5
ns
t
HTC
DP
(n)
Hold to STROBE
see Figure 6 (f = 5MHz)
2.0
ns
f
REF
CKREF Frequency Relative to Strobe Frequency CKREF Does Not Equal STROBE
1.1 x f
STROBE
20.0
MHz
Serializer AC Electrical Characteristics
t
TCCD
Transmitter Clock Input to
See Figure 20, DIRI = 1,
33a 1.5
35a 6.5
ns
Clock Output Delay
CKREF = STROBE
t
SPOS
CKSO Position Relative to DS
See Figure 23, (Note 6)
50.0
250
ps
PLL AC Electrical Characteristics
t
TPLLS0
Serializer Phase Lock Loop Stabilization Time
See Figure 19
200
s
t
TPLLD0
PLL Disable Time Loss of Clock
See Figure 24
30.0
s
t
TPLLD1
PLL Power-Down Time
See Figure 25, (Note 7)
20.0
ns
Deserializer Input Operation Conditions
t
S_DS
Serial Port Setup Time, DS-to-CKSI
see Figure 22, (Note 8)
1.4
ns
t
H_DS
Serial Port Hold Time, DS-to-CKS
see Figure 22, (Note 8)
250
ps
Deserializer AC Electrical Characteristics
t
RCOP
Deserializer Clock Output (CKP OUT) Period
see Figure 18
50.0
T
500
ns
t
RCOL
CKP OUT Low Time
see Figure 18 (Rising Edge Strobe)
Serializer Source STROBE = CKREF
Where a = (1/f)/26 (Note 9)
13a-3
13a 3
ns
t
RCOH
CKP OUT High Time
13a-3
13a 3
ns
t
PDV
Data Valid to CKP LOW
see Figure 18 (Rising Edge Strobe)
8a-6
8a 1
ns
Where a = (1/f)/26 (Note 9)
t
ROLH
Output Rise Time (20% to 80%)
C
L
= 5 pF
2.5
ns
t
ROHL
Output Fall time (80% to 20%)
see Figure 15
2.5
ns
相關(guān)PDF資料
PDF描述
FIN24CGFX uSerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
FIN24CMLX uSerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
FIN3383 2MM TERMINAL STRIPS
FIN3383MTD 2MM TERMINAL STRIPS
FIN3385 TERMINAL STRIP 2MM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FIN24C_06 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:uSerDes⑩Low-Voltage 24-Bit Bi-Directional Serializer/Deserializer
FIN24CGFX 功能描述:LVDS 接口集成電路 SerDes LV 24-Bit Bi RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
FIN24CMLX 功能描述:LVDS 接口集成電路 SerDes LV 24-Bit Bi RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
FIN253 制造商:ASD (APPLIED SECURITY DESIGN) 功能描述:LIGHT FITTING ASD18 制造商:ASD (APPLIED SECURITY DESIGN) 功能描述:LIGHT, FITTING, ASD18
FIN3.00RD 功能描述:FIREFLEX FIBERGLASS 3" RED 50' RoHS:是 類(lèi)別:線纜，導(dǎo)線 - 管理 >> 實(shí)心管，套管 系列:Fireflex 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:波紋 直徑 - 內(nèi)部:0.906"（23.0mm） 直徑 - 外部:1.122"（28.5mm） 長(zhǎng)度:82.02'（25m） 材質(zhì):聚酰胺 顏色:黑 其它名稱(chēng):A16093-25
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*