- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11703 > FIN224ACMLX (Fairchild Semiconductor)IC SERIALIZER/DESERIALIZER 40MLP PDF資料下載
參數(shù)資料
| 型號(hào)： | FIN224ACMLX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 13/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SERIALIZER/DESERIALIZER 40MLP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SerDes™ |
| 功能： | 串行器/解串器 |
| 數(shù)據(jù)速率： | 676Mbps |
| 輸入類型： | LVCMOS |
| 輸出類型： | LVCMOS |
| 輸入數(shù)： | 22 |
| 輸出數(shù)： | 22 |
| 電源電壓： | 1.65 V ~ 3.6 V |
| 工作溫度： | -30°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-MLP |
| 供應(yīng)商設(shè)備封裝： | 40-MLP（6x6） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | FIN224ACMLXDKR |
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FIN224AC Rev.1.1.6
3
F
IN
2
4
A
C
—
2
-B
it
B
i-
D
ir
e
c
tio
n
a
l
S
e
ri
a
liz
e
r/
D
e
s
e
ri
a
liz
e
r
Terminal Description
Note:
1. The DSO/DSI serial port pins have been arranged such that if one device is rotated 180 degrees with respect to the
other device, the serial connections properly align without the need for any traces or cable signals to cross. Other
layout orientation may require that traces or cables cross.
Terminal
Name
I/O Type
Number of
Terminals
Description of Signals
DP[1:20]
I/O
20
LVCMOS parallel I/O, Direction controlled by DIRI pin
DP[21:22]
I
2
LVCMOS parallel unidirectional inputs
DP[23:24]
O
2
LVCMOS unidirectional parallel outputs
CKREF
IN
1
LVCMOS clock input and PLL reference
STROBE
IN
1
LVCMOS strobe signal for latching data into the serializer
CKP
OUT
1
LVCMOS word clock output
DSO+ / DSI-
DSO- / DSI+
DIFF-I/O
2
CTL differential serial I/O data signals(1.)
DSO: Refers to output signal pair
DSI: Refers to input signal pair
DSO(I)+: Positive signal of DSO(I) pair
DSO(I)-: Negative signal of DSO(I) pair
CKSI+
CKSI-
DIFF-IN
2
CTL differential deserializer input bit clock
CKSI: Refers to signal pair
CKSI+: Positive signal of CKSI pair
CKSI-: Negative signal of CKSI pair
CKSO+
CKSO-
DIFF-OUT
2
CTL differential serializer output bit clock
CKSO: Refers to signal pair
CKSO+: Positive signal of CKSO pair
CKSO-: Negative signal of CKSO pair
S1
IN
1
LVCMOS mode selection terminals used to select frequency range for
the reflect, CKREF
S2
IN
1
DIRI
IN
1
LVCMOS control input used to control direction of data flow:
DIRI = “1” Serializer
DIRI = “0” Deserializer
DIRO
OUT
1
LVCMOS control output inversion of DIRI
VDDP
Supply
1
Power supply for parallel I/O and translation circuitry
VDDS
Supply
1
Power supply for core and serial I/O
VDDA
Supply
1
Power supply for analog PLL circuitry
GND
Supply
2
For ground signals (2 for BGA, 1 for MLP)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 413985-6 | CONN PLUG SMB RG-178 STR GOLD |
| 227169-8 | CONN JACK BNC VERT 50OHM PCB AU |
| MS27484T18F53P | CONN PLUG 53POS STRAIGHT W/PINS |
| GTC06AF-20-19S | CONN PLUG 3POS STRAIGHT W/SCKT |
| D38999/20MG41SN | CONN RCPT 41POS WALL MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FIN224C | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:24-Bit Low-Power Serializer/Deserializer |
| FIN224CMLX | 功能描述:串行器/解串器 - Serdes 24bit Bi-Directional Serializr/Deserialzr RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| FIN224Z WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FIN24 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FIN24_YAB3066B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。