參數(shù)資料
型號： FEB-88
英文描述： 8088-2 - 8-BIT HMOS MICROPROCESSOR
中文描述： 8088-2 - 8位微處理器保健組織
文件頁數(shù)： 3/30頁
文件大?。?/td> 378K
代理商： FEB-88
8088
Table 1. Pin Description
(Continued)
Symbol
Pin No.
Type
Name and Function
NMI
17
I
NON-MASKABLE INTERRUPT:
is an edge triggered input which causes a
type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup
table located in system memory. NMI is not maskable internally by
software. A transition from a LOW to HIGH initiates the interrupt at the end
of the current instruction. This input is internally synchronized.
RESET
21
I
RESET:
causes the processor to immediately terminate its present activity.
The signal must be active HIGH for at least four clock cycles. It restarts
execution, as described in the instruction set description, when RESET
returns LOW. RESET is internally synchronized.
CLK
19
I
CLOCK:
provides the basic timing for the processor and bus controller. It is
asymmetric with a 33% duty cycle to provide optimized internal timing.
V
CC
:
is the
a
5V
g
10% power supply pin.
GND:
are the ground pins.
V
CC
GND
40
1, 20
MN/MX
33
I
MINIMUM/MAXIMUM:
indicates what mode the processor is to operate in.
The two modes are discussed in the following sections.
The following pin function descriptions are for the 8088 minimum mode (i.e., MN/MX
e
V
CC
). Only the pin
functions which are unique to minimum mode are described; all other pin functions are as described above.
Symbol Pin No. Type
Name and Function
IO/M
28
O
STATUS LINE:
is an inverted maximum mode S2. It is used to distinguish a
memory access from an I/O access. IO/M becomes valid in the T4 preceding a
bus cycle and remains valid until the final T4 of the cycle (I/O
e
HIGH, M
e
LOW). IO/M floats to 3-state OFF in local bus ‘‘hold acknowledge’’.
WR
29
O
WRITE:
strobe indicates that the processor is performing a write memory or write
I/O cycle, depending on the state of the IO/M signal. WR is active for T2, T3, and
Tw of any write cycle. It is active LOW, and floats to 3-state OFF in local bus
‘‘hold acknowledge’’.
INTA
24
O
INTA:
is used as a read strobe for interrupt acknowledge cycles. It is active LOW
during T2, T3, and Tw of each interrupt acknowledge cycle.
ALE
25
O
ADDRESS LATCH ENABLE:
is provided by the processor to latch the address
into an address latch. It is a HIGH pulse active during clock low of T1 of any bus
cycle. Note that ALE is never floated.
DT/R
27
O
DATA TRANSMIT/RECEIVE:
is needed in a minimum system that desires to use
a data bus transceiver. It is used to control the direction of data flow through the
transceiver. Logically, DT/R is equivalent to S1 in the maximum mode, and its
timing is the same as for IO/M (T
e
HIGH, R
e
LOW). This signal floats to
3-state OFF in local ‘‘hold acknowledge’’.
DEN
26
O
DATA ENABLE:
is provided as an output enable for the data bus transceiver in a
minimum system which uses the transceiver. DEN is active LOW during each
memory and I/O access, and for INTA cycles. For a read or INTA cycle, it is
active from the middle of T2 until the middle of T4, while for a write cycle, it is
active from the beginning of T2 until the middle of T4. DEN floats to 3-state OFF
during local bus ‘‘hold acknowledge’’.
3
相關(guān)PDF資料
PDF描述
FECL125 Logic IC
DECL175 Logic IC
DECL400 Logic IC
DECL400M Logic IC
DECL425 Logic IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Feb-90 制造商:Keystone Electronics Corp 功能描述:0.018 inch Pin Diameter Single End Gold Press-Fit Micro Pin
Feb-93 制造商:Keystone Electronics Corp 功能描述:Screw Terminal (Red) 0.81 Thick Brass Tin Plate
Feb-97 制造商:Keystone Electronics Corp 功能描述:Brass Snap-In Red Female PC Screw Terminal
Feb-99 制造商:Keystone Electronics Corp 功能描述:0.394" Nickel Plate Red Screw Terminal.
FEBCTM-FC4420 功能描述:電源管理IC開發(fā)工具 CUSTOM POWER SUPPLY RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*