參數(shù)資料
型號(hào): FC80960HD32SL2GL
廠商: INTEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
中文描述: 32-BIT, 32 MHz, RISC PROCESSOR, PQFP208
封裝: POWER, QUAD, PLASTIC, QFP-208
文件頁(yè)數(shù): 14/102頁(yè)
文件大?。?/td> 828K
代理商: FC80960HD32SL2GL
80960HA/HD/HT
8
Advance Information
Datasheet
Table 7.
80960Hx Processor Family Pin Descriptions (Sheet 1 of 4)
Name
Type
Description
A31:2
O
H(Z)
B(Z)
R(Z)
ADDRESS BUS
carries the upper 30 bits of the physical address. A31 is the most
significant address bit and A2 is the least significant. During a bus access, A31:2
identify all external addresses to word (4-byte) boundaries. The byte enable
signals indicate the selected byte in each word. During burst accesses, A3 and A2
increment to indicate successive addresses.
D31:0
I/O
S(L)
H(Z)
B(Z)
R(Z)
DATA BUS
carries 32, 16, or 8-bit data quantities depending on bus width
configuration. The least significant bit of the data is carried on D0 and the most
significant on D31. The lower 8 data lines (D7:0) are used when the bus is
configured for 8-bit data. When configured for 16-bit data, D15:0 are used.
DP3:0
I/O
S(L)
H(Z)
B(Z)
R(Z)
DATA PARITY
carries parity information for the data bus. Each parity bit is
assigned a group of 8 data bus pins as follows:
DP3 generates/checks parity for D31:24
DP2 generates/checks parity for D23:16
DP1 generates/checks parity for D15:8
DP0 generates/checks parity for D7:0
Parity information is generated for a processor write cycle and is checked for a
processor read cycle. Parity checking and polarity are programmable. Parity
generation/checking is only performed for the size of the data accessed.
PCHK
O
H(Q)
B(Q)
R(1)
PARITY CHECK
indicates the result of a parity check operation. An asserted
PCHK indicates that the previous bus read access resulted in a parity check error.
BE3:0
O
H(Z)
B(Z)
R(1)
BYTE ENABLES
select which of the four bytes addressed by A31:2 are active
during a bus access. Byte enable encoding is dependent on the bus width of the
memory region accessed:
32-bit bus:
BE3 enables D31:24
BE2 enables D23:16
BE1 enables D15:8
BE0 enables D7:0
16-bit bus:
BE3 becomes Byte High Enable (enables D15:8)
BE2 is not used (state is undefined)
BE1 becomes Address Bit 1 (A1)
BE0 becomes Byte Low Enable (enables D7:0)
8-bit bus:
BE3 is not used (state is undefined)
BE2 is not used (state is undefined)
BE1 Address Bit 1 (A1)
BE0 Address Bit 0 (A0)
W/R
O
H(Z)
B(Z)
R(0)
WRITE/READ
is low for read accesses and high for write accesses. W/R
becomes valid during the address phase of a bus cycle and remains valid until the
end of the cycle for non-pipelined accesses. For pipelined accesses, W/R
changes state when the next address is presented.
0= Read
1= Write
D/C
O
H(Z)
B(Z)
R(0)
DATA/CODE
indicates that a bus access is a data access or an instruction
access. D/C has the same timing as W/R.
0 = Code
1 = Data
相關(guān)PDF資料
PDF描述
FCA-125 Tyco Electronics Mid-Range Military/Aerospace Relays
FCA16N60 600V N-Channel MOSFET
FCA20N60 600V N-Channel MOSFET
FCA47N60 600V N-Channel MOSFET
FCH47N60 600V N-Channel MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FC80960HD50SL2GM 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
FC80960HD66SL2GN 功能描述:IC MPU I960HD 3V 66MHZ 208-SQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類(lèi)型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類(lèi)型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤(pán)
FC80960HD80 制造商:Rochester Electronics LLC 功能描述:- Bulk
FC80960HD80SL2LZ 功能描述:IC I960HD 3.3V 80MHZ 208QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤(pán)
FC80960HT60SL2G2 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:80960HA/HD/HT 32-Bit High-Performance Superscalar Processor