- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄38 > FAN9612MX (Fairchild Semiconductor)IC CTLR PFC DUAL BCM 16SOICN Datasheet資料下載
參數(shù)資料
| 型號： | FAN9612MX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 18/36頁 |
| 文件大?。?/td> | 1561K |
| 描述： | IC CTLR PFC DUAL BCM 16SOICN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 模式： | 臨界傳導(dǎo)（BCM） |
| 頻率 - 開關(guān)： | 16.5kHz ~ 525kHz |
| 電流 - 啟動： | 80µA |
| 電源電壓： | 9 V ~ 18 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC N |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | FAN9612MXFSDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
?2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAN9612 " Rev. 1.1.7
18
Application Information
1. Synchronization and Timing Functions
The FAN9612 employs a sophisticated synchronization
sub-system. At the heart of the system is a dual-channel
switching-frequency detector that measures the
switching period of each channel in every switching
cycle and locks their operating phase 180 degrees out
of phase from each other. The slower operating
frequency channel is dominant, but there is no master-
slave arrangement. Moreover, as the frequency
constantly changes due to the varying input voltage,
either channel can be the slower dominant channel.
As opposed to the most common technique, where the
phase relationship between the channels is provided by
changing the on-time of one of the MOSFETs, the
FAN9612 controls the phase relationship by inserting a
turn-on delay before the next switching period starts for
the faster running phase. As shown in the literature
[1]
,
the on-time modulation technique is not stable under all
operating conditions, while the off-time modulation (or
delaying the turn-on) is unconditionally stable under all
operating conditions.
a. Restart Timer and Dead-Phase Detect
Protection
The restart timer is an integral part of the Sync-Lock"
synchronizing circuit. It ensures exact 180-degree out-
of-phase operation in restart timer operation. This is an
important safety feature. In the case of a non-operating
phase due to no ZCD detection, missing gate drive
connection (for example no gate resistor), one of the
power components failing in an open circuit, or similar
errors, the other phase is locked into restart timer
operation, preventing it from trying to deliver full power
to the load. This is called the dead-phase detect
protection.
The restart timer is set to approximately 16.5 kHz, just
above the audible frequency range, to avoid any
acoustic noise generation.
b. Frequency Clamp
Just as the restart timer, the frequency clamp is
integrated into the synchronization and ensures exact
180-degree out-of-phase operation when the operating
frequency is limited. This might occur at very light-load
operation or near the zero crossing region of the line
voltage waveform. Limiting the switching frequency at
light load can improve efficiency, but has a negative
effect on power factor since the converter also enters
true DCM operation. The frequency clamp is set to
approximately 525 kHz.
2. Startup with 12 V Bias (Less than UVLO)
The FAN9612 is designed so that the controller can
start even if the auxiliary bias voltage is less than the
controllers under-voltage lockout start threshold. This is
useful if the auxiliary power is 12 V or below. This
configuration also allows bias power designs using a
bootstrap winding to start the FAN9612 without a
dedicated startup resistor.
In the boost PFC topology, the output voltage is pre-
charged to the peak line voltage by the boost diode. As
soon as voltage is present at the output of the boost
converter, current starts to flow through the feedback
resistors from the boost output to GND. Using an
external low-voltage MOSFET in series with the lower
resistor in the feedback divider, as shown in Figure 27;
this current can be diverted to charge the V
DD
bypass
capacitor of the controller. The upper resistor becomes
a current source to charge the capacitor. To accomplish
this, a small external diode should be connected
between the VDD and FB pins.
As V
DD
rises past the under-voltage lockout threshold of
the IC, the 5 V reference is turned on, which turns on
the external MOSFET and connects the resistor of the
feedback divider to ground. The IC checks if the FB
voltage is below 3.22 V, ensuring that the FB pin is in its
normal operating voltage range, before enabling the rest
of the IC operation. The diode between the FB pin and
the VDD pin is reverse biased and the FB pin reverts to
its normal role of output voltage sensing. A simplified
circuit implementation for this proprietary startup method
is shown in Figure 27.
If, for whatever reason, the bias to the IC drops below
the under-voltage lockout level, the startup process is
repeated.
Figure 27. Simplified FAN9612 Startup Circuit Using
the Output Feedback Resistors to Provide a
Charging Current
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FL6961MY | IC CTLR PFC SGL FLYBACK 8-SOIC |
| IR1150ISTRPBF | IC PFC CONTROLLER CCM 8-SOIC |
| IR1152STRPBF | IC PFC ONE CYCLE CONTROL 8SOIC |
| IR1153STRPBF | IC PFC ONE CYCLE CONTROL 8SOIC |
| IR1155STRPBF | IC PFC ONE CYCLE CONTROL 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FAN9612Y FAN9613Y WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FAN9613_YAC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FAN9621 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Interleaved Dual BCM PFC Controller |
| FAN-AC3 | 制造商:Cosel Usa Inc 功能描述:Optional Accessories, OP Series |
| FAN-AC3-F | 制造商:Cosel Usa Inc 功能描述:Optional Accessories, OP Series |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。