Revision 10 1-9
Figure 1-10
Total Dynamic Power (mW)
Figure 1-11
System Power at 5%, 10%, and 15% Duty Cycle" />
鏀惰棌鏈珯
鎮ㄥソ锛�
娑旀澘宕營C缂冩垶顐芥潻搴㈠亶閵嗭拷
璜�(q菒ng)鐧婚寗
鍏嶈不(f猫i)娉ㄥ唺(c猫)
鎴戠殑璨疯常
鏂伴噰璩�
99
VIP鏈�(hu矛)鍝℃湇鍕�(w霉)
[鍖椾含]010-87982920
[娣卞湷]0755-82701186
缍�(w菐ng)绔欏皫(d菐o)鑸�
鐧�(f膩)甯冪穵鎬ラ噰璩�
IC鐝�(xi脿n)璨�
IC鎬ヨ臣
闆诲瓙鍏冨櫒浠�
鎼� 绱�
VIP鏈�(hu矛)鍝℃湇鍕�(w霉)
鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�
璨疯常IC缍�(w菐ng)
>
PDF鐩寗4533
> EX64-TQ100 (Microsemi SoC)IC FPGA ANTIFUSE 3K 100-TQFP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛�
EX64-TQ100
寤犲晢锛�
Microsemi SoC
鏂囦欢闋佹暩(sh霉)锛�
5/48闋�
鏂囦欢澶�?銆�?/td>
0K
鎻忚堪锛�
IC FPGA ANTIFUSE 3K 100-TQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛�
90
绯诲垪锛�
EX
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛�
128
杓稿叆/杓稿嚭鏁�(sh霉)锛�
56
闁€鏁�(sh霉)锛�
3000
闆绘簮闆诲锛�
2.3 V ~ 2.7 V
瀹夎椤炲瀷锛�
琛ㄩ潰璨艰
宸ヤ綔婧害锛�
0°C ~ 70°C
灏佽/澶栨锛�
100-LQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細
100-TQFP锛�14x14锛�
绗�1闋�
绗�2闋�
绗�3闋�
绗�4闋�
鐣�(d膩ng)鍓嶇5闋�
绗�6闋�
绗�7闋�
绗�8闋�
绗�9闋�
绗�10闋�
绗�11闋�
绗�12闋�
绗�13闋�
绗�14闋�
绗�15闋�
绗�16闋�
绗�17闋�
绗�18闋�
绗�19闋�
绗�20闋�
绗�21闋�
绗�22闋�
绗�23闋�
绗�24闋�
绗�25闋�
绗�26闋�
绗�27闋�
绗�28闋�
绗�29闋�
绗�30闋�
绗�31闋�
绗�32闋�
绗�33闋�
绗�34闋�
绗�35闋�
绗�36闋�
绗�37闋�
绗�38闋�
绗�39闋�
绗�40闋�
绗�41闋�
绗�42闋�
绗�43闋�
绗�44闋�
绗�45闋�
绗�46闋�
绗�47闋�
绗�48闋�
eX Family FPGAs
Revision 10
1-9
Figure 1-10
Total Dynamic Power (mW)
Figure 1-11
System Power at 5%, 10%, and 15% Duty Cycle
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
RCB75DHBD
CONN EDGECARD 150PS R/A .050 DIP
AGLN250V5-CSG81
IC FPGA NANO 1KB 250K 81-CSP
AGLN250V5-ZCSG81
IC FPGA NANO 1KB 250K 81-CSP
EP4CE6E22C9L
IC CYCLONE IV FPGA 6K 144EQFP
EP4CE6E22C8
IC CYCLONE IV FPGA 6K 144EQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EX64-TQ100A
鍔熻兘鎻忚堪:IC FPGA ANTIFUSE 3K 100-TQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:EX 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛�
EX64-TQ100I
鍔熻兘鎻忚堪:IC FPGA ANTIFUSE 3K 100-TQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:EX 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛�
EX64-TQ100PP
鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:eX Family FPGAs
EX64-TQ64
鍔熻兘鎻忚堪:IC FPGA ANTIFUSE 3K 64-TQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:EX 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛�
EX64-TQ64A
鍔熻兘鎻忚堪:IC FPGA ANTIFUSE 3K 64-TQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:EX 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛�
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
閲囪臣闇€姹�
(鑻ュ彧閲囪臣涓€姊濆瀷铏�(h脿o)锛屽~瀵竴琛屽嵆鍙�)
鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互
閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)
锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)
鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互
閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)
锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)
*
鍨嬭櫉(h脿o)
*
鏁�(sh霉)閲�
寤犲晢
鎵硅櫉(h脿o)
灏佽
娣诲姞鏇村閲囪臣
鎴戠殑鑱�(li谩n)绯绘柟寮�
*
*
*
蹇€熺櫦(f膩)甯�
VIP鏈�(hu矛)鍝℃湇鍕�(w霉)
|
寤e憡鏈嶅嫏(w霉)
|
浠樻鏂瑰紡
|
鑱�(li谩n)绯绘垜鍊�
|
鎷涜仒閵峰敭
|
鍏嶈铂(z茅)姊濇
|
缍�(w菐ng)绔欏湴鍦�
閹达拷
闁插洩鍠�
閹兼粎鍌�
娴兼艾鎲�