Revision 10 1-25 Cell Timing Characteristics Figure 1-16 Flip-Flops (Positive edge triggered) D CLK CLR Q D CLK Q CLR
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� EX256-PTQ100I
寤犲晢锛� Microsemi SoC
鏂囦欢闋佹暩(sh霉)锛� 22/48闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA ANTIFUSE 12K 100-TQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 90
绯诲垪锛� EX
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 512
杓稿叆/杓稿嚭鏁�(sh霉)锛� 81
闁€鏁�(sh霉)锛� 12000
闆绘簮闆诲锛� 2.3 V ~ 2.7 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 100-LQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 100-TQFP锛�14x14锛�
eX Family FPGAs
Revision 10
1-25
Cell Timing Characteristics
Figure 1-16 Flip-Flops
(Positive edge triggered)
D
CLK
CLR
Q
D
CLK
Q
CLR
t HPWH,
tWASYN
tHD
t
HPWL
,
t
CLR
t
RPWL
t RPWH
PRESET
t PRESET
PRESET
t
HP
t SUD
tRCO
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
A40MX02-3PLG68I IC FPGA MX SGL CHIP 3K 68-PLCC
A40MX02-3PL68I IC FPGA MX SGL CHIP 3K 68-PLCC
M1A3P400-1FGG256I IC FPGA 1KB FLASH 400K 256-FBGA
A3P400-1FGG256I IC FPGA 1KB FLASH 400K 256-FBGA
M1A3P400-1FG256I IC FPGA 1KB FLASH 400K 256-FBGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EX256-PTQ100PP 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:eX Family FPGAs
EX256-PTQ128 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:eX Family FPGAs
EX256-PTQ128I 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:eX Family FPGAs
EX256-PTQ128PP 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:eX Family FPGAs
EX256-PTQ180 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:eX Family FPGAs