參數(shù)資料
型號(hào): EVRDA012M4-HD
廠商: Electronic Theatre Controls, Inc.
英文描述: 12 Bit 1.3 GS/s 4:1 MUXDAC
中文描述: 12位1.3 GS / s的4:1 MUXDAC
文件頁(yè)數(shù): 7/12頁(yè)
文件大小: 392K
代理商: EVRDA012M4-HD
RDA012M4 DATASHEET
DS_0012PB1-2805
Rockwell Scientific reserves the right to make changes to its product specifications at any time without notice.
The information furnished herein is believed to be accurate; however, no responsibility is assumed for its use.
Page 7 of 12
Theory of Operation
For best dynamic and static performance, the
DAC employs 6-bit segmentation. The 3.3V
NMOS compatible 12-bit digital data inputs are
latched by a master-slave flip-flop immediately
after the input buffer to reduce the data skew.
The four-channel data are combined together by
the 48:12 MUX and latched again. The 6 MSB
data bits are decoded into thermometer code by
a two-stage decoding block, and the 6 LSB data
bits are transported through the delay equalizer
block. The digital data are synchronized again
by a second master slave flip-flop to reduce the
switching glitch. The decoded 6 MSB data drive
63 identical current switches, and the 6 LSB
data drive 6 current switches. The output nodes
from the LSB current switches are connected to
the analog output through an R-2R ladder to
generate the binary output.
The DAC output full-scale voltage follows the
relationship V
FS
= 0.3xV
REF.
An internal
reference circuit with approximately -10dB
supply rejection is integrated on chip for
application convenience. The reference pin is
provided
for
monitoring
purposes. To band-limit the noise on the
reference voltage, the reference pin should be
bypassed to the GNDA node with capacitance >
100pF. The VREF pin can also be used to
override the internal reference with an accurate,
temperature-compensated
reference.
and
for
bypass
external
voltage
The timing diagram is shown in figure 3. The
1.3GHz external clock (HCLKI) is divided by 2
and 4 resulting in the MUX internal selection
signals S0 and S1. A low-speed clock (LCLKO)
is provided to drive the external digital. The
four-channel data input are latched with an
internal clock that is synchronized with the
LCLKO. Controlled by S0 and S1, input data are
fed to the 1.3GS/s DAC in the order shown.
Figure 4 - Input Timing Diagram.
相關(guān)PDF資料
PDF描述
EVRDA012M4MS-HD 12 Bit 1.3 GS/s Master-Slave 4:1 MUXDAC
EW432 EW432
EW710B EW710B
EW732 EW732
EX-1030S ADSL Transformer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVRDA012M4MS-HD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12 Bit 1.3 GS/s Master-Slave 4:1 MUXDAC
EVRT170 制造商:OHMITE 制造商全稱:Ohmite Mfg. Co. 功能描述:Euro-Power Wirewound Series
EVRT170EN10RJE 功能描述:RES 10 OHM 160W 5% WW LUG RoHS:是 類別:電阻器 >> 底座安裝電阻器 系列:Euro-Power RoHS指令信息:1-1879443-5 Statement of Compliance 標(biāo)準(zhǔn)包裝:80 系列:TE, CGS 電阻(歐姆):15 功率(瓦特):80W 復(fù)合體:繞線 特點(diǎn):耐燃 溫度系數(shù):±440ppm/°C 容差:±5% 涂層,外殼類型:硅酮涂層 安裝特點(diǎn):支架 尺寸/尺寸:1.102" 直徑 x 5.984" L(28.00mm x 152.00mm) 高度:- 引線型:焊片 包裝:散裝 封裝/外殼:徑向,管狀 其它名稱:TE80B15RJ
EVRT170EN1R0JE 功能描述:RES 1 OHM 160W 5% WW LUG RoHS:是 類別:電阻器 >> 底座安裝電阻器 系列:Euro-Power 標(biāo)準(zhǔn)包裝:1 系列:HVR, CGS 電阻(歐姆):15M 功率(瓦特):100W 復(fù)合體:厚膜 特點(diǎn):- 溫度系數(shù):±300ppm/°C 容差:±10% 涂層,外殼類型:鋁 安裝特點(diǎn):支架(不包括) 尺寸/尺寸:1.181" 直徑 x 10.236" L(30.00mm x 260.00mm) 高度:- 引線型:金屬環(huán)箍端頭(金屬環(huán)箍端頭,M5 螺紋) 包裝:散裝 封裝/外殼:軸向,管狀 其它名稱:HVR50D15MK
EVRT170EN2R2JE 功能描述:RES 2.2 OHM 160W 5% WW LUG RoHS:是 類別:電阻器 >> 底座安裝電阻器 系列:Euro-Power 標(biāo)準(zhǔn)包裝:1 系列:HVR, CGS 電阻(歐姆):15M 功率(瓦特):100W 復(fù)合體:厚膜 特點(diǎn):- 溫度系數(shù):±300ppm/°C 容差:±10% 涂層,外殼類型:鋁 安裝特點(diǎn):支架(不包括) 尺寸/尺寸:1.181" 直徑 x 10.236" L(30.00mm x 260.00mm) 高度:- 引線型:金屬環(huán)箍端頭(金屬環(huán)箍端頭,M5 螺紋) 包裝:散裝 封裝/外殼:軸向,管狀 其它名稱:HVR50D15MK