- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-CONTROLBRD (Analog Devices, Inc.) 18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC PDF資料下載
參數(shù)資料
| 型號： | EVAL-CONTROLBRD |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC |
| 中文描述： | 18位，2.5 LSB INL和570 kSPS的SAR型ADC |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 1186K |
| 代理商： | EVAL-CONTROLBRD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7679
CIRCUIT INFORMATION
Rev. 0 | Page 15 of 28
IN+
REF
REFGND
IN–
MSB
4C
2C
C
C
LSB
SW+
SWITCHES
CONTROL
262,144C 131,072C
MSB
4C
2C
C
C
LSB
SW–
BUSY
OUTPUT
CODE
CNVST
CONTROL
LOGIC
COMP
262,144C 131,072C
03085–0–025
Figure 23. ADC Simplified Schematic
The AD7679 is a very fast, low power, single-supply, precise
18-bit analog-to-digital converter (ADC) using successive
approximation architecture.
CONVERTER OPERATION
The AD7679 is a successive approximation ADC based on a
charge redistribution DAC. Figure 23 shows the simplified
schematic of the ADC. The capacitive DAC consists of two
identical arrays of 18 binary weighted capacitors that are
connected to the two comparator inputs.
The AD7679’s linearity and dynamic range are similar or better
than many Σ-Δ ADCs. With the advantages of its successive
architecture, which ease multiplexing and reduce power with
throughput, it can be advantageous in applications that
normally use Σ-Δ ADCs.
During the acquisition phase, terminals of the array tied to the
comparator’s input are connected to AGND via SW+ and SW–.
All independent switches are connected to the analog inputs.
Thus, the capacitor arrays are used as sampling capacitors and
acquire the analog signal on IN+ and IN– inputs. When the
acquisition phase is complete and the CNVST input goes low, a
conversion phase is initiated. When the conversion phase
begins, SW+ and SW– are opened first. The two capacitor arrays
are then disconnected from the inputs and connected to the
REFGND input. Therefore, the differential voltage between the
IN+ and IN– inputs captured at the end of the acquisition phase
is applied to the comparator inputs, causing the comparator to
become unbalanced. By switching each element of the capacitor
array between REFGND and REF, the comparator input varies
by binary weighted voltage steps (V
REF
/2, V
REF
/4...V
REF
/262144).
The control logic toggles these switches, starting with the MSB
first, to bring the comparator back into a balanced condition.
After completing this process, the control logic generates the
ADC output code and brings the BUSY output low.
The AD7679 provides the user with an on-chip track/hold,
successive approximation ADC that does not exhibit any
pipeline or latency, making it ideal for multiple multiplexed
channel applications.
The AD7679 can be operated from a single 5 V supply and can
be interfaced to either 5 V or 3 V digital logic. It is housed in a
48-lead LQFP, or a tiny 48-lead LFCSP that offers space savings
and allows for flexible configurations as either a serial or
parallel interface. The AD7679 is pin-to-pin compatible with
the AD7674, AD7676, and AD7678.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD767XCB | Evaluation Board AD766X/AD767X |
| EVAL-AD7668CB | Evaluation Board AD766X/AD767X |
| EVAL-AD7650CB | Evaluation Board AD766X/AD767X |
| EVAL-AD7662CB | Evaluation Board AD766X/AD767X |
| EVAL-AD7663CB | Evaluation Board AD766X/AD767X |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-CONTROLBRD2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:250 kSPS, 6-Channel,Simultaneous Sampling, Bipolar 12/14/16-Bit ADC |
| EVAL-CONTROL-BRD2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer |
| EVAL-CONTROLBRD22 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVALCONTROLBRD23 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs |
| EVAL-CONTROLBRD23 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Pseudo Differential, 555 kSPS, 12-Bit ADC in an 8-Lead SOT-23 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。