
ADV7181D
Data Sheet
Rev. A | Page 10 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
64
VS
63
FIE
LD
/D
E
62
P
16
61
P
17
60
P
18
59
P
19
58
DV
DD
57
G
ND
56
HS
_I
N/
CS
_I
N
55
VS_
IN
54
S
CL
K
53
SD
AT
A
52
AL
S
B
51
R
ESET
50
SO
Y
49
A
IN
10
47
AIN8
46
AIN7
45
AIN6
42
REFOUT
43
CML
44
CAPC2
48
AIN9
41
AVDD
40
CAPY2
39
CAPY1
37
AIN4
36
AIN3
35
AIN2
34
AIN1
33
SOG
38
AIN5
2
HS/CS
3
GND
4
DVDDIO
7
P13
6
P14
5
P15
1
INT
8
P12
9
SFL/SYNC_OUT
10
GND
12
P11
13
P10
14
P9
15
P8
16
P7
11
DVDDIO
17
P6
18
P5
19
P4
20
LLC
21
X
T
AL
1
22
X
T
A
L
23
DV
DD
24
G
ND
25
P3
26
P2
27
P1
28
P0
29
P
W
RDW
N
30
EL
PF
31
PVD
D
32
FB
PIN 1
ADV7181D
TOP VIEW
(Not to Scale)
09994-
006
NOTES
1. THE EXPOSED PAD MUST BE CONNECTED TO GND.
Figure 6. Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
Mnemonic
Type
Description
1
INT
Output
Interrupt. This pin can be active low or active high. When SDP/CP status bits change,
this pin is triggered. The set of events that triggers an interrupt is under user control.
2
HS/CS
Output
Horizontal Synchronization Output Signal (HS). Available in SDP and CP modes.
Digital Composite Synchronization Signal (CS). Available in CP mode only.
3, 10, 24, 57
GND
Ground
Ground.
4, 11
DVDDIO
Power
Digital I/O Supply Voltage (3.3 V).
28 to 25, 19 to 12,
8 to 5, 62 to 59
P0 to P19
Output
9
SFL/SYNC_OUT
Output
Subcarrier Frequency Lock (SFL). This pin contains a serial output stream that can be
used to lock the subcarrier frequency when this decoder is connected to any Analog
Devices digital video encoder.
Sliced Synchronization Output Signal (SYNC_OUT). Available in CP mode only.
20
LLC
Output
Line-Locked Clock Output for Pixel Data. The range is 12.825 MHz to 75 MHz.
21
XTAL1
Output
This pin should be connected to the 28.63636 MHz crystal or left unconnected if an
external 3.3 V, 28.63636 MHz clock oscillator source is used to clock th
e ADV7181D.In crystal mode, the crystal must be a fundamental crystal.
22
XTAL
Input
Input Pin for the 28.63636 MHz Crystal. This input can be overdriven by an external
3.3 V, 28.63636 MHz clock oscillator source to clock th
e ADV7181D.23, 58
DVDD
Power
Digital Core Supply Voltage (1.8 V).
29
PWRDWN
Input
Power-Down Input. A Logic 0 on this pin places th
e ADV7181D in power-down mode.
30
ELPF
Output
External Loop Filter Output. The recommended external loop filter must be connected
31
PVDD
Power
PLL Supply Voltage (1.8 V).
32
FB
Input
Fast Blank Input. Fast switch between CVBS and RGB analog signals.
33
SOG
Input
Sync on Green Input. Used in embedded synchronization mode.