參數(shù)資料
型號: EVAL-ADV7173EBZ
廠商: Analog Devices Inc
文件頁數(shù): 38/60頁
文件大小: 0K
描述: BOARD EVALUATION FOR ADV7173
標(biāo)準(zhǔn)包裝: 1
系列: Advantiv®
主要目的: 視頻,視頻處理
嵌入式:
已用 IC / 零件: ADV7173
主要屬性: NTSC/PAL 數(shù)字視頻編碼器
次要屬性: I²C 接口
已供物品:
REV. B
ADV7172/ADV7173
–43–
The ADV7172/ADV7173 supports closed captioning, conform-
ing to the standard television synchronizing waveform for color
transmission. Closed captioning is transmitted during the
blanked active line time of Line 21 of the odd fields and Line
284 of even fields.
Closed captioning consists of a 7-cycle sinusoidal burst that is
frequency and phase locked to the caption data. After the clock
run-in signal, the blanking level is held for two data bits and is
followed by a Logic Level “1” start bit. Sixteen bits of data
follow the start bit. These consist of two 8-bit bytes, seven data
bits and one odd parity bit. The data for these bytes is stored in
closed captioning Data Registers 0 and 1.
The ADV7172/ADV7173 also supports the extended closed
captioning operation, which is active during even fields, and is
encoded on scan Line 284. The data for this operation is stored
in closed captioning extended Data Registers 0 and 1.
All clock run-in signals, and timing to support closed caption-
ing on Lines 21 and 284, are automatically generated by the
ADV7172/ADV7173. All pixels inputs are ignored during
Lines 21 and 284. Closed captioning is enabled.
APPENDIX 2
CLOSED CAPTIONING
12.91 s
S
T
A
R
T
P
A
R
I
T
Y
P
A
R
I
T
Y
D0–D6
10.003 s
33.764 s
50 IRE
40 IRE
FREQUENCY = FSC = 3.579545MHz
AMPLITUDE = 40 IRE
REFERENCE COLOR BURST
(9 CYCLES)
7 CYCLES
OF 0.5035 MHz
(CLOCK RUN-IN)
10.5
0.25 s
TWO 7-BIT + PARITY
ASCII CHARACTERS
(DATA)
27.382 s
BYTE 0
BYTE 1
Figure 69. Closed Captioning Waveform (NTSC)
FCC Code of Federal Regulations (CFR) 47 Section 15.119
and EIA608 describe the closed captioning information for
Lines 21 and 284.
The ADV7172/ADV7173 uses a single buffering method. This
means that the closed captioning buffer is only one byte deep,
therefore there will be no frame delay in outputting the closed
captioning data, unlike other 2-byte deep buffering systems.
The data must be loaded at least one line before (Line 20 or
Line 283) it is outputted on Line 21 and Line 284. A typical
implementation of this method is to use
VSYNC to interrupt a
microprocessor, which will in turn load the new data (two bytes)
every field. If no new data is required for transmission, zeros must
be inserted in both data registers; this is called NULLING. It is
also important to load “control codes,” all of which are double
bytes, on Line 21, or a TV will not recognize them. If there is a
message like “Hello World,” which has an odd number of char-
acters, it is important to pad it out to an even number to get
“end of caption” 2-byte control code to land in the same field.
相關(guān)PDF資料
PDF描述
MCP121T-450E/TT IC SUPERVISOR 4.38V LOW S0T-23B
VE-J0H-EZ-S CONVERTER MOD DC/DC 52V 25W
M3TTK-1036R IDC CABLE - MSD10K/MC10M/MSD10K
UVR1V331MPD1TD CAP ALUM 330UF 35V 20% RADIAL
ECC13DRXS-S734 CONN EDGECARD 26POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADV7174EBM 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
EVAL-ADV7179EBM 制造商:Analog Devices 功能描述:EVALUATION BOARD IC - Bulk
EVAL-ADV7179EBZ 功能描述:BOARD EVALUATION FOR ADV7179 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADV7180-32EBZ 功能描述:BOARD EVAL FOR ADV7180 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADV7180-48EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4?? Oversampling SDTV Video Decoder