參數(shù)資料
型號(hào): EVAL-ADUC812QSZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 14/57頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR ADUC812
產(chǎn)品培訓(xùn)模塊: Process Control
標(biāo)準(zhǔn)包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關(guān)產(chǎn)品: ADuC812
所含物品: 評(píng)估板、電源、纜線、軟件和說(shuō)明文檔
REV.
ADuC812
–21–
USER INTERFACE TO OTHER ON-CHIP ADuC812
PERIPHERALS
The following section gives a brief overview of the various
peripherals also available on-chip. A summary of the SFRs used
to control and configure these peripherals is also given.
DAC
The ADuC812 incorporates two 12-bit voltage output DACs
on-chip. Each has a rail-to-rail voltage output buffer capable
of driving 10 k
Ω/100 pF. Each has two selectable ranges, 0 V to
VREF (the internal band gap 2.5 V reference) and 0 V to AVDD.
Each can operate in 12-bit or 8-bit mode. Both DACs share a
control register, DACCON, and four data registers, DAC1H/L,
DAC0H/L. It should be noted that in 12-bit asynchronous mode,
the DAC voltage output will be updated as soon as the DACL
data SFR has been written; therefore, the DAC data registers
should be updated as DACH first, followed by DACL.
E
D
O
M1
G
N
R0
G
N
R1
R
L
C0
R
L
CC
N
Y
S1
D
P0
D
P
Table VIII. DACCON SFR Bit Designations
Bit
Name
Description
7
MODE
The DAC MODE bit sets the overriding operating mode for both DACs.
Set to “1” = 8-bit mode (Write eight Bits to DACxL SFR).
Set to “0” = 12-bit mode.
6
RNG1
DAC1 Range Select Bit.
Set to “1” = DAC1 range 0–VDD.
Set to “0” = DAC1 range 0–VREF.
5
RNG0
DAC0 Range Select Bit.
Set to “1” = DAC0 range 0–VDD.
Set to “0” = DAC0 range 0–VREF.
4
CLR1
DAC1 Clear Bit.
Set to “0” = DAC1 output forced to 0 V.
Set to “1” = DAC1 output normal.
3
CLR0
DAC0 Clear Bit.
Set to “0” = DAC1 output forced to 0 V.
Set to “1” = DAC1 output normal.
2
SYNC
DAC0/1 Update Synchronization Bit.
When set to “1” the DAC outputs update as soon as DACxL SFRs are written. The user can
simultaneously update both DACs by first updating the DACxL/H SFRs while SYNC is “0.” Both
DACs will then update simultaneously when the SYNC bit is set to “1.”
1
PD1
DAC1 Power-Down Bit.
Set to “1” = Power-on DAC1.
Set to “0” = Power-off DAC1.
0
PD0
DAC0 Power-Down Bit.
Set to “1” = Power-on DAC0.
Set to “0” = Power-off DAC0.
DACxH/L
DAC Data Registers
Function
DAC data registers, written by user to update the DAC output.
SFR Address
DAC0L (DAC0 Data Low Byte)
F9H; DAC1L (DAC1 data low byte)FBH
DAC0H (DAC0 Data High Byte)
FAH; DAC1H(DAC1 data high byte)FCH
Power-On Default Value
00H
All four registers
Bit Addressable
No
All four registers
The 12-bit DAC data should be written into DACxH/L, right-justified such that DACL contains the lower eight bits, and the lower
nibble of DACH contains the upper four bits.
DAC Control
DACCON
Register
SFR Address
FDH
Power-On Default Value
04H
Bit Addressable
No
F
相關(guān)PDF資料
PDF描述
ECM30DCWD CONN EDGECARD 60POS DIP .156 SLD
ADR03WARZ-R7 IC VREF SERIES PREC 2.5V 8SOIC
SC43B-1R4 INDUCTOR SMD 1.4UH 2.20A 7.96MHZ
REC5-2415SRWZ/H4/C CONV DC/DC 5W 9-36VIN 15VOUT
VI-J4F-EZ CONVERTER MOD DC/DC 72V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC814MK 制造商:Analog Devices 功能描述:Evaluation Board For Micro-Converter, Small Packag 12-Bit ADC With Embedded Flash MCU 制造商:Analog Devices 功能描述:MICROCONVEMICROCNVRTR, SMALL PACKAG 12-BIT ADC W/ EMBEDDED F - Bulk 制造商:Analog Devices 功能描述:Microcontroller Development Tool
EVAL-ADUC814QS 制造商:Analog Devices 功能描述:8052 ADUC814 QUICKSTART DEV KIT
EVAL-ADUC814QS-U 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk
EVAL-ADUC814QSZ 功能描述:KIT DEV FOR ADUC814 MICROCONVRTR RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
EVAL-ADUC814QSZ 制造商:Analog Devices 功能描述:EVAL BOARD, ADUC814 8052 CORE ANALOG MCU