Input offset voltage (VOS
參數(shù)資料
型號(hào)： EVAL-ADUC7028QSZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 59/104頁(yè)
文件大小： 0K
描述： KIT DEV ADUC7028 QUICK START
產(chǎn)品培訓(xùn)模塊： ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
Process Control
標(biāo)準(zhǔn)包裝： 1
系列： QuickStart™ 套件
類(lèi)型： MCU
適用于相關(guān)產(chǎn)品： ADuC7028
所含物品： 評(píng)估板、電源、纜線(xiàn)、軟件和說(shuō)明文檔
產(chǎn)品目錄頁(yè)面： 739 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： ADUC7028BBCZ62-RL-ND - IC MCU FLASH 62K 12BIT
ADUC7028BBCZ62-ND - IC MCU FLASH 62K 12BIT
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 58 of 104
Input offset voltage (VOS) is the difference between the center of
the hysteresis range and the ground level. This can either be
positive or negative. The hysteresis voltage (VH) is one-half the
width of the hysteresis range.
Comparator Interface
The comparator interface consists of a 16-bit MMR, CMPCON,
which is described in Table 56.
Table 55. CMPCON Register
Name
Address
Default Value
Access
CMPCON
0xFFFF0444
0x0000
R/W
Table 56. CMPCON MMR Bit Descriptions
Bit
Name
Value
Description
15:11
Reserved.
10
CMPEN
Comparator enable bit. Set by user
to enable the comparator. Cleared
by user to disable the comparator.
9:8
CMPIN
Comparator negative input
select bits.
00
AVDD/2.
01
ADC3 input.
10
DAC0 output.
11
Reserved.
7:6
CMPOC
Comparator output configuration
bits.
00
Reserved.
01
Reserved.
10
Output on CMPOUT.
11
IRQ.
5
CMPOL
Comparator output logic state bit.
When low, the comparator output
is high if the positive input (CMP0)
is above the negative input (CMP1).
When high, the comparator output
is high if the positive input is below
the negative input.
4:3
CMPRES
Response time.
00
5 s response time is typical for
large signals (2.5 V differential).
17 s response time is typical for
small signals (0.65 mV differential).
11
3 s typical.
01/10
Reserved.
2
CMPHYST
Comparator hysteresis bit. Set by
user to have a hysteresis of about
7.5 mV. Cleared by user to have no
hysteresis.
1
CMPORI
Comparator output rising edge
interrupt. Set automatically when a
rising edge occurs on the moni-
tored voltage (CMP0). Cleared by
user by writing a 1 to this bit.
0
CMPOFI
Comparator output falling edge
interrupt. Set automatically when a
falling edge occurs on the monitored
voltage (CMP0). Cleared by user.
OSCILLATOR AND PLL—POWER CONTROL
Clocking System
Each ADuC7019/20/21/22/24/25/26/27/28/29 integrates a
32.768 kHz ±3% oscillator, a clock divider, and a PLL. The PLL
locks onto a multiple (1275) of the internal oscillator or an external
32.768 kHz crystal to provide a stable 41.78 MHz clock (UCLK) for
the system. To allow power saving, the core can operate at this
frequency, or at binary submultiples of it. The actual core oper-
ating frequency, UCLK/2CD, is refered to as HCLK. The default
core clock is the PLL clock divided by 8 (CD = 3) or 5.22 MHz.
The core clock frequency can also come from an external clock
on the ECLK pin as described in Figure 67. The core clock can
be outputted on ECLK when using an internal oscillator or
external crystal.
Note that when the ECLK pin is used to output the core clock,
the output signal is not buffered and is not suitable for use as a
clock source to an external device without an external buffer.
04955-
026
*32.768kHz ±3%
AT POWER-UP
41.78MHz
OCLK
32.768kHz
WATCHDOG
TIMER
INT. 32kHz*
OSCILLATOR
CRYSTAL
OSCILLATOR
WAKE-UP
TIMER
MDCLK
HCLK
PLL
CORE
I2C
UCLK
ANALOG
PERIPHERALS
/2CD
CD
XCLKO
XCLKI
P0.7/XCLK
P0.7/ECLK
Figure 67. Clocking System
The selection of the clock source is in the PLLCON register. By
default, the part uses the internal oscillator feeding the PLL.
External Crystal Selection
To switch to an external crystal, the user must do the following:
1. Enable the Timer2 interrupt and configure it for a timeout
period of >120 s.
2. Follow the write sequence to the PLLCON register, setting
the MDCLK bits to 01 and clearing the OSEL bit.
3. Force the part into NAP mode by following the correct
write sequence to the POWCON register.
When the part is interrupted from NAP mode by the
Timer2 interrupt source, the clock source has switched to
the external clock.
相關(guān)PDF資料
PDF描述
GMM12DREN CONN EDGECARD 24POS .156 EYELET
GSM12DREH CONN EDGECARD 24POS .156 EYELET
EA-XPR-001 BOARD LPCXPRESSO LPC1343
EVAL-ADUC841QSZ KIT DEV FOR ADUC841 QUICK START
HBM11DRAI CONN EDGECARD 22POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC7029QSZ 功能描述:EVAL DEV SYSTEM FOR ADUC7029 RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線(xiàn)纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
EVAL-ADUC7029QSZ 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C
EVAL-ADUC7032QSPZ 制造商:Analog Devices 功能描述:EVAL BD FOR ADUC7032 - Bulk
EVAL-ADUC7033QSPZ 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7034QSPZ 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*