- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16586 > EVAL-ADN2850SDZ (Analog Devices Inc)BOARD EVAL FOR ADN2850SDZ PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADN2850SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/28頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADN2850SDZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 數(shù)字電位器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADN2850 |
| 主要屬性： | 2 溝道，1024 位置 |
| 次要屬性： | SPI 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁
ADN2850
Data Sheet
Rev. E | Page 8 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
SDI
SDO
GND
V1
VSS
W1
CLK
B1
CS
PR
WP
VDD
V2
W2
B2
RDY
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
ADN2850
TOP VIEW
(Not to Scale)
0
2
6
0
-0
0
5
Figure 4. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CLK
Serial Input Register Clock. Shifts in one bit at a time on positive clock edges.
2
SDI
Serial Data Input. Shifts in one bit at a time on positive clock CLK edges. MSB loads first.
3
SDO
Serial Data Output. Serves readback and daisy-chain functions. Command 9 and Command 10 activate the SDO
output for the readback function, delayed by 24 or 25 clock pulses, depending on the clock polarity before and
after the data-word (see Figure 2 and Figure 3). In other commands, the SDO shifts out the previously loaded SDI
bit pattern, delayed by 24 or 25 clock pulses depending on the clock polarity (see Figure 2 and Figure 3). This
previously shifted out SDI can be used for daisy-chaining multiple devices. Whenever SDO is used, a pull-up
resistor in the range of 1 k to 10 k is needed.
4
GND
Ground Pin, Logic Ground Reference.
5
VSS
Negative Supply. Connect to 0 V for single-supply applications. If VSS is used in dual supply, it must be able to sink
2 mA for 15 ms when storing data to EEMEM.
6
V1
Log Output Voltage 1. Generates voltage from an internal diode configured transistor.
7
W1
Wiper Terminal of RDAC1. ADDR (RDAC1) = 0x0.
8
B1
Terminal B of RDAC1.
9
B2
Terminal B of RDAC2.
10
W2
Wiper terminal of RDAC2. ADDR (RDAC2) = 0x1.
11
V2
Log Output Voltage 2. Generates voltage from an internal diode configured transistor.
12
VDD
Positive Power Supply.
13
AA
WPEE
Optional Write Protect. When active low,
AA
WPEE
AA
prevents any changes to the present contents, except
AA
PREE
AA
strobe.
CMD_1 and COMD_8 refresh the RDAC register from EEMEM. Tie
AA
WPEE
AA
to VDD, if not used.
14
AA
PREE
Optional Hardware Override Preset. Refreshes the scratchpad register with current contents of the EEMEM
register. Factory default loads midscale 51210 until EEMEM is loaded with a new value by the user.
AA
PREE
AA
is activated
at the logic high transition. Tie
AA
PREE
AA
to VDD, if not used.
15
AA
CSEE
Serial Register Chip Select Active Low. Serial register operation takes place when
AA
CSEE
AA
returns to logic high.
16
RDY
Ready. Active high open-drain output. Identifies completion of Instruction 2, Instruction 3, Instruction 8,
Instruction 9, Instruction 10, and
AA
PREE
AA
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V300B5E150BF2 | CONVERTER MOD DC/DC 5V 150W |
| EBM28DRYN | CONN EDGECARD 56POS DIP .156 SLD |
| 1-830638-5 | LGH-1L DBL MOLDED END LEAD |
| V300B48E150BL | CONVERTER MOD DC/DC 48V 150W |
| GSM12DRSD | CONN EDGECARD 24POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADN2870 | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADN2871 | 制造商:Analog Devices 功能描述:EVAL KIT FOR 3.3V, 50 MBPS TO 4.25 GBPS,SGL-LOOP, LASER DIOD - Bulk |
| EVAL-ADN2890EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD IC. - Bulk |
| EVAL-ADN2891EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 3.3V, 3.2 GBPS, LIMITING AMP - Bulk |
| EVAL-ADN2891EBZ | 制造商:Analog Devices 功能描述:HSN EVALUATION BOARD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。