參數(shù)資料
型號: EVAL-ADCMP551BRQZ
廠商: Analog Devices Inc
文件頁數(shù): 13/16頁
文件大小: 0K
描述: BOARD EVALUATION ADCMP551BRQZ
標(biāo)準(zhǔn)包裝: 1
主要目的: 接口,比較器
已用 IC / 零件: ADCMP551
已供物品:
相關(guān)產(chǎn)品: ADCMP551BRQZ-ND - IC COMPARATOR PECL/LVPECL 16QSOP
ADCMP551/ADCMP552/ADCMP553
Data Sheet
Rev. A | Page 6 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Figure 2. ADCMP551 16-Lead QSOP
Pin Configuration
Figure 3. ADCMP552 20-Lead QSOP
Pin Configuration
Figure 4. ADCMP553 8-Lead MSOP
Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Function
ADCMP551
ADCMP552
ADCMP553
3, 14
1, 4, 17, 20
VCCO
Logic Supply Terminal.
1
2
6
QA
One of Two Complementary Outputs for Channel A. QA is logic high if the
analog voltage at the noninverting input is greater than the analog voltage at
the inverting input (provided the comparator is in the compare mode). See the
description of Pin LEA for more information.
2
3
5
QA
One of Two Complementary Outputs for Channel A. QA is logic low if the analog
voltage at the noninverting input is greater than the analog voltage at the
inverting input (provided the comparator is in the compare mode). See the
description of Pin LEA for more information.
4
5
2
LEA
One of Two Complementary Outputs for Channel A Latch Enable. In the
compare mode (logic high), the output tracks changes at the input of the
comparator. In the latch mode (logic low), the output reflects the input state just
prior to the comparator’s being placed in the latch mode. LEA must be driven in
conjunction with LEA.
5
6
1
LEA
One of Two Complementary Outputs for Channel A Latch Enable. In the
compare mode (logic high), the output tracks changes at the input of the
comparator. In the latch mode (logic low), the output reflects the input state just
prior to the comparator’s being placed in the latch mode. LEA must be driven in
conjunction with LEA.
6
7
VCCI
Input Supply Terminal.
7
8
4
INA
Inverting Analog Input of the Differential Input Stage for Channel A. The
inverting A input must be driven in conjunction with the noninverting A input.
8
9
3
+INA
Noninverting Analog Input of the Differential Input Stage for Channel A. The
noninverting A input must be driven in conjunction with the inverting A input.
10
HYSA
Programmable Hysteresis.
11
HYSB
Programmable Hysteresis.
9
12
+INB
Noninverting Analog Input of the Differential Input Stage for Channel B. The
noninverting B input must be driven in conjunction with the inverting B input.
10
13
INB
Inverting Analog Input of the Differential Input Stage for Channel B. The
inverting B input must be driven in conjunction with the noninverting B input.
11
14
8
AGND
Analog Ground.
04722-002
ADCMP551
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
–INA
+INA
QA
VCCO
VCCI
LEA
–INB
+INB
QB
VCCO
AGND
LEB
04722-003
ADCMP552
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
–INA
QA
VCCO
VCCI
LEA
VCCO
+INA
HYSA
–INB
QB
VCCO
AGND
LEB
VCCO
+INB
HYSB
04722-004
ADCMP553
TOP VIEW
(Not to Scale)
1
2
3
4
8
7
6
5
LEA
+INA
–INA
AGND
VCC
QA
相關(guān)PDF資料
PDF描述
EVAL-AD5232-10EBZ BOARD EVALUATION FOR AD5232-10
M3BBK-1018J IDC CABLE - MSR10K/MC10G/MSR10K
EVAL-ADG790EBZ BOARD EVALUATION ADG790
S1210R-331K INDUCTOR SHIELDED .33UH SMD
VI-B6X-EX CONVERTER MOD DC/DC 5.2V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADCMP552BRQ 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators
EVAL-ADCMP552BRQZ 功能描述:BOARD EVALUATION ADCMP552BRQZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADCMP553BRM 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk
EVAL-ADCMP553BRMZ 功能描述:BOARD EVALUATION ADCMP553BRMZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADCMP561BRQ 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk