- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16522 > EVAL-ADAU1381Z (Analog Devices Inc)BOARD EVALUATION FOR ADAU1381 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1381Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADAU1381 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADAU1381 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADAU1381BCBZ-RL7DKR-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCBZ-RL7CT-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCBZ-RL-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCPZ-RL7-ND - IC AUDIO CODEC STEREO LN 32LFCSP ADAU1381BCPZ-RL-ND - IC AUDIO CODEC STEREO LN 32LFCSP ADAU1381BCBZ-RL7TR-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCPZ-ND - IC AUDIO CODEC STEREO LN 32LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
ADAU1381
Rev. B | Page 32 of 84
PLAYBACK SIGNAL PATH
SPP
AOUTL
LEFT PLAYBACK
MIXER
LEFT
DAC
LINE OUT
AMPLIFIER
AOUTR
RIGHT
DAC
LINE OUT
AMPLIFIER
RIGHT PLAYBACK
MIXER
MONO
PLAYBACK
MIXER
MONO
OUTPUT
GAIN
MONO
PLAYBACK
BEEP GAIN
BEEP FROM
RECORD PGA
SPN
LEFT
PLAYBACK
BEEP GAIN
RIGHT
PLAYBACK
BEEP GAIN
–1
MONO OUTPUT
INVERTER
08
31
3-
03
3
Figure 35. Playback Signal Path Diagram
OUTPUT SIGNAL PATHS
The outputs of the ADAU1381 include a left and right line output
and speaker driver. The beep input signal can be mixed into any
of these outputs, with separate gain control for each path.
DIGITAL-TO-ANALOG CONVERTERS
The ADAU1381 uses two 24-bit Σ-Δ digital-to-analog converters
(DACs) with selectable oversampling rates of 64× or 128×. The
full-scale output of the DACs depends on AVDD1. At 3.3 V, the
full-scale output level is 1.0 V rms.
Digital DAC Volume Control
The DAC output (digital output) volume can be adjusted in
Register 16427 (0x402B), left DAC attenuator, for the left channel
digital volume control and in Register 16428 (0x402C), right
DAC attenuator, for the right channel digital volume control.
De-Emphasis Filter
A de-emphasis filter is used in the DAC path to remove high
frequency noise in an FM system. This filter can be enabled or
disabled in Register 16426 (0x402A), DAC control.
LINE OUTPUTS
The AOUTL and AOUTR pins are the left and right line outputs,
respectively. Both outputs have a line output amplifier that can
be set in the control registers.
The left playback mixer is dedicated to the AOUTL output. This
mixer mixes the left DAC and the beep signal.
Similarly, the right playback mixer mixes the right DAC and the
beep input and is dedicated to the AOUTR output.
SPEAKER OUTPUT
The SPP and SPN pins are the positive and negative speaker
outputs, respectively. Each output has a speaker driver.
The speaker outputs are derived from the mono playback mixer,
which sums the right and left DAC outputs and mixes with the
beep signal. The mixer can be controlled in Register 16415
(0x401F), playback mono mixer control.
The drivers are low noise, Class AB mono amplifiers designed to
drive 8 Ω, 400 mW speakers. The output is differential and does
not require external capacitors. The gain settings for the speaker
drivers can be set in Register 16423 (0x4027), playback speaker
output control. In this register, the drivers can be set for any of
the four gain settings: 0 dB, 2 dB, 4 dB, or 6 dB. Additionally,
the speaker driver can be muted or powered down completely.
For pop and click suppression, an internal precharge sequence with
output gating/enabling occurs after the mono driver is enabled.
The sequence lasts for 8 ms, and then the internal mute signal
rising edge occurs (see Figure 36 for the power-up sequence
timing diagram).
The power-down sequence is essentially the reverse of the start-
up sequence, as depicted in Figure 37.
SPEAKER
OUTPUT
ENABLE
MONO
OUTPUT
MUTE
SPP
SPN
HIGH-Z
VCM
IAVDD2
<1A
1.1mA
2.3mA
2.3mA + SIGNAL
CURRENT
DAC
BEEP
DAC VOLUME MUTED
BEEP VOLUME MUTED
DAC VOLUME
INCREASES
BEEP VOLUME
INCREASES
4ms
0
8313-
034
Figure 36. Speaker Driver Power-Up Sequence
SPEAKER
OUTPUT
ENABLE
MONO
OUTPUT
MUTE
SPP
SPN
IAVDD2
DAC
BEEP
HIGH-Z
VCM
<1A
1.1mA
2.3mA
2.3mA + SIGNAL
CURRENT
DAC VOLUME MUTED
BEEP VOLUME MUTED
DAC VOLUME
DECREASES
BEEP VOLUME
DECREASES
4ms
0
8313
-035
Figure 37. Speaker Driver Power-Down Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16V2751IM-0B-EB | EVAL BOARD FOR V2751 48TQFP |
| LBR2518T100M | INDUCTOR WOUND 10UH 235MA 1007 |
| VE-JVX-EZ-S | CONVERTER MOD DC/DC 5.2V 25W |
| A3CCH-2418G | IDC CABLE - AKC24H/AE24G/AKC24H |
| BA6238A | IC DRIVER REV MOTOR 2CH HSIP10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1401AEBZ | 功能描述:BOARD EVAL FOR ADAU1401A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1401EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| EVAL-ADAU1401EBZ | 功能描述:BOARD EVAL FOR ADAU1401 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1401-EBZ | 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS)) |
| EVAL-ADAU1442EBZ | 功能描述:BOARD EVAL FOR ADAU1442 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。