- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17026 > EVAL-AD977ACB (Analog Devices Inc)BOARD EVAL FOR AD977A PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD977ACB |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD977A |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標準）： | 100mW @ 200kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD977A |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD977CRSZ-ND - IC ADC 16BIT SRL 100KSPS 28SSOP AD977BRZ-ND - IC ADC 16BIT 100KSPS 20SOIC AD977BRSZ-ND - IC ADC 16BIT 100KSPS 28SSOP AD977BNZ-ND - IC ADC 16BIT 100KSPS 20DIP AD977ARSZ-ND - IC ADC 16BIT 100KSPS 28SSOP AD977ACRZ-ND - IC ADC 16BIT 200KSPS 20SOIC AD977ACRSZ-ND - IC ADC 16BIT 200KSPS 28SSOP AD977ABNZ-ND - IC ADC 16BIT 200KSPS 20DIP AD977ACNZ-ND - IC ADC 16BIT 200KSPS 20DIP AD977AANZ-ND - IC ADC 16BIT 200KSPS 20DIP 更多... |
AD977/AD977A
–21–
REV. D
DC CODE UNCERTAINTY
Ideally, a fixed dc input should result in the same output code
for repetitive conversions; however, as a consequence of unavoid-
able circuit noise within the wideband circuits of the ADC, a
range of output codes may occur for a given input voltage.
Thus, when a dc signal is applied to the AD977/AD977A input
and 10,000 conversions are recorded, the result will be a distri-
bution of codes as shown in Figure 26. This histogram shows a
bell shaped curve consistent with the Gaussian nature of thermal
noise. The histogram is approximately seven codes wide. The
standard deviation of this Gaussian distribution results in a code
transition noise of 1 LSB rms.
4000
3500
0
–3
2000
1500
1000
500
3000
2500
–2
–10
1
2
3
4
Figure 26. Histogram of 10,000 Conversions of a DC Input
USE OF THE TAG INPUT
The AD977/AD977A provides a TAG input pin for cascading
multiple converters together. This feature is useful for reducing
component count in systems where an isolation barrier must be
crossed and is also useful for systems with a limited capacity for
interfacing to a large number of converters.
The tag feature only works in the external clock mode and
requires that the DATA output of a “upstream” device be con-
nected to the TAG input of an “downstream” device.
An example of the concatenation of two devices is shown in
Figure 27 and their resultant output is shown in Figure 28.
In Figure 27, the paralleled R/
C ensures that each AD977/
AD977A will simultaneously sample their inputs. In Figure 28,
a “null” bit is shown between each 16-bit word associated with
each ADC in the serial data output stream. This is the result of
a minimum value for “External Data Clock to Data Valid Delay”
(t18) that is greater than the “TAG Valid Setup Time” (t23). In
other words, when you concatenate two or more AD977/AD977As
the MSB on the downstream device will not be present on the
TAG input of the upstream device in time to meet the setup
time requirement of the TAG input.
If the serial data stream is going to a parallel port of a micro-
processor that is also providing the serial data clock, then the
microprocessor’s firmware can be written to “throw away” the
null bit. If the serial data stream is going to a serial port then
external “glue” logic will have to be added to make the interface
work. If the serial port has a “sync” input then this can be used
to throw away the null bit if the sync input is toggled each time
the null bit appears.
If the application does not require simultaneous sampling, the
null bit can be completely avoided by delaying the R/
C signal
of each upstream device by one clock cycle with respect to its
immediate downstream device. This bit time delay can be accom-
plished through a D-type flip-flop that delays the R/
C signal at
its D-input by one cycle of the serial data clock that is at its
clock input.
DATA OUT
DCLK IN
R/
IN
TAG
DATA
DCLK
AD977/AD977A
#2
(UPSTREAM)
AD977/AD977A
#1
(DOWNSTREAM)
TAG
DATA
DCLK
CS
R/C
CS
R/C
Figure 27. Two AD977/AD977A’s Utilizing Tag
It is not recommended that the TAG feature be used with the
read during convert mode because this will require data to be
clocked out during the second half of the conversion process. It
is recommended that the read after convert mode be used in an
application that wants to take advantage of the TAG feature. To
improve the data throughput a combination of the two data read
methods can be used and is described as follows.
If two or more AD977/AD977As are to have their data output
concatenated together in a single data stream, and if data
throughput is to be maximized, a system could be designed such
that the upstream device data is read during the first half of its
conversion process and the remainder of the downstream devices
read during the time between conversions. Assume three AD977As
are to have their data concatenated. Assume the further most
downstream device is referred to as device #1 and the further
most upstream device as #3. Each device is driven from a com-
mon DATACLK and R/
C control signal, the CS input of each
device is tied to ground. The three
BUSY outputs should be
OR’d together to form a composite
BUSY. After the conversion
is complete, as indicated by the composite
BUSY going high, an
external, normally low, 15.15 MHz DATACLK can be toggled
34 times to first read the data first from device #3 and then
from device #2. When the composite BUSY goes low to indicate
the beginning of the conversion process the external DATA-
CLK can be toggled 17 times to read the data from device #1
during the first half of the conversion process. Using this tech-
nique it would be possible to read in the data from the three
devices in approximately 6.4
s for a throughput of approxi-
mately 156 kHz The receiving device would have to deal with
the null bit between data from device #2 and #3. The receiving
device would also have to be capable of starting and stopping
the external DATACLK at the appropriate times.
The TAG input, when unused, should always be tied either high
or low and not be allowed to float.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-BWZ-EY | CONVERTER MOD DC/DC 2V 20W |
| VE-BWZ-EX | CONVERTER MOD DC/DC 2V 30W |
| GSM10DRYN | CONN EDGECARD 20POS DIP .156 SLD |
| EVAL-AD976CB | BOARD EVAL FOR AD976 |
| VE-BWZ-EW | CONVERTER MOD DC/DC 2V 40W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD977CB | 功能描述:BOARD EVAL FOR AD977 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD9830EBZ | 功能描述:BOARD EVALUATION AD9830 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9831EB | 制造商:Analog Devices 功能描述: |
| EVAL-AD9831EBZ | 功能描述:BOARD EVALUATION AD9831 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9832EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Analog Devices 功能描述:AD9832 EVAL BOARD |
發(fā)布緊急采購，3分鐘左右您將得到回復。