- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17026 > EVAL-AD976CB (Analog Devices Inc)BOARD EVAL FOR AD976 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD976CB |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD976 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 100mW @ 100kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD976 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | AD976ACRSZ-ND - IC ADC 16BIT 200KSPS 28SSOP AD976ACRZ-ND - IC ADC 16BIT 200KSPS 28SOIC AD976CRZ-ND - IC ADC 16BIT 100KSPS 28SOIC AD976CRSZ-ND - IC ADC 16BIT 100KSPS 28SSOP AD976CNZ-ND - IC ADC 16BIT 100KSPS 28DIP AD976BRSZ-ND - IC ADC 16BIT 100KSPS 28SSOP AD976BNZ-ND - IC ADC 16BIT 100KSPS 28-DIP AD976ACNZ-ND - IC ADC 16BIT 200KSPS 28DIP AD976AARSZ-ND - IC ADC 16BIT 200KSPS 28SSOP AD976ARZRL-ND - IC ADC 16BIT 100KSPS 28SOIC 更多... |
AD976/AD976A
–14–
REV. C
8051 Interface
Figure 21 illustrates the use of the AD976/AD976A with an
8051 microcontroller.
DB7
DB0
BYTE
A0
CS
BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
BUSY
AD976/
AD976A
8051
LATCH
BUS
AD0
AD7
P0
A15
A8
P2
RD
WR
INT
R/
C
ADDR
DECODE
Figure 21. AD976/AD976A to 8051 Interface
TMS320C25 Interface
Figure 22 shows an interface between the AD976/AD976A and
the TMS320C25.
TIMER
ADDRESS BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
DATA BUS
DB15
DB0
BUSY
AD976/
AD976A
R/
C
EN
ADDR
DECODE
A0
A15
D15
D0
TMS320C25
R/W
IS
READY
STRB
NSC
INT
CS
Figure 22. AD976/AD976A to TMS320C25 Interface
ADSP-2111 Interface
Figure 23 shows an interface to the ADSP-2111 signal processor.
In this example, CS is being used to control conversions and is
generated by an external timer. A conversion is initiated each
time the timer output goes low as long as you are not reading
from the AD976/AD976A and while the Flag Output (FO) pin
of the ADSP-2111 is low. When a conversion is complete, the
BUSY line will return high. With the IRQn pin programmed to
generate an interrupt on a high-to-low transition, an interrupt
will occur at the end of each conversion. The 16-bit result of the
conversion can be read from within the interrupt service routine
by first forcing FO high, then performing a read operation with
the AD976/AD976A.
ADDRESS BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
DATA BUS
DB15
DB0
BUSY
AD976/
AD976A
EN
ADDR
DECODE
A0
A13
D15
D0
ADSP-2111
DMS
IRQn
CS
TIMER
RD
FO
R/
C
Figure 23. AD976/AD976A to ADSP-2111 Interface
POWER SUPPLIES AND DECOUPLING
The AD976/AD976A has two power supply input pins. VANA
and VDIG provide the supply voltages to the analog and digital
portions, respectively. VANA is the +5 V supply for the on-chip
analog circuitry, and VDIG is the +5 V supply for the on-chip
digital circuitry. The AD976/AD976A is designed to be inde-
pendent of power supply sequencing and, thus, free from supply
voltage induced latch-up.
With high performance linear circuits, changes in the power
supplies can result in undesired circuit performance. Optimally,
well regulated power supplies should be chosen with less than
1% ripple. The ac output impedance of a power supply is a
complex function of frequency and it will generally increase with
frequency. Thus, high frequency switching, such as that encoun-
tered with digital circuitry, requires the fast transient currents
that most power supplies can not adequately provide. Such a
situation results in large voltage spikes on the supplies. To com-
pensate for the finite ac output impedance of most supplies,
charge “reserves” should be stored in bypass capacitors. This
will effectively lower the supplies impedance presented to the
AD976/AD976A VANA and VDIG pins and reduce the magnitude
of these spikes. Decoupling capacitors, typically 0.1
F, should
be placed close to the power supply pins of the AD976/AD976A
to minimize any inductance between the capacitors and the
VANA and VDIG pins.
The AD976/AD976A may be operated from a single +5 V sup-
ply. When separate supplies are used, however, it is beneficial to
have larger capacitors, 10
F, placed between the logic supply
(VDIG) and digital common (DGND) and between the analog
supply (VANA) and the analog common (AGND2). Additionally,
10
F capacitors should be located in the vicinity of the ADC to
further reduce low frequency ripple. In systems where the device
will be subjected to harsh environmental noise, additional de-
coupling may be required.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-BWZ-EW | CONVERTER MOD DC/DC 2V 40W |
| EVAL-AD976ACB | BOARD EVAL FOR AD976A |
| VE-BWY-EX | CONVERTER MOD DC/DC 3.3V 49.5W |
| 0210490346 | CABLE JUMPER 1.25MM .051M 28POS |
| GMM10DRYN | CONN EDGECARD 20POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD977ACB | 功能描述:BOARD EVAL FOR AD977A RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD977CB | 功能描述:BOARD EVAL FOR AD977 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD9830EBZ | 功能描述:BOARD EVALUATION AD9830 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9831EB | 制造商:Analog Devices 功能描述: |
| EVAL-AD9831EBZ | 功能描述:BOARD EVALUATION AD9831 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。