參數(shù)資料
型號: EVAL-AD7980SDZ
廠商: Analog Devices Inc
文件頁數(shù): 10/28頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD7980
標準包裝: 1
系列: PulSAR®
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
輸入范圍: ±VREF
在以下條件下的電源(標準): 7mW @ 1MSPS
工作溫度: -40°C ~ 125°C
已用 IC / 零件: AD7980
已供物品:
AD7980
Data Sheet
Rev. C | Page 18 of 28
CS MODE 3-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7980 is connected
to an SPI-compatible digital host having an interrupt input.
The connection diagram is shown in Figure 33, and the
corresponding timing is given in Figure 34.
With SDI tied to VIO, a rising edge on CNV initiates a
conversion, selects the CS mode, and forces SDO to high
impedance. SDO is maintained in high impedance until the
completion of the conversion irrespective of the state of CNV.
Prior to the minimum conversion time, CNV can be used to
select other SPI devices, such as analog multiplexers, but CNV
must be returned low before the minimum conversion time
elapses and then held low for the maximum conversion time to
guarantee the generation of the busy signal indicator. When the
conversion is complete, SDO goes from high impedance to low.
With a pull-up on the SDO line, this transition can be used as an
interrupt signal to initiate the data reading controlled by the
digital host. The AD7980 then enters the acquisition phase and
powers down. The data bits are clocked out, MSB first, by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading
rate provided it has an acceptable hold time. After the optional
17th SCK falling edge or when CNV goes high, whichever is
earlier, SDO returns to high impedance.
If multiple AD7980s are selected at the same time, the SDO
output pin handles this contention without damage or induced
latch-up. Meanwhile, it is recommended to keep this contention
as short as possible to limit extra power dissipation.
06392-
017
AD7980 SDO
SDI
DATA IN
IRQ
DIGITAL HOST
CONVERT
CLK
VIO
47kΩ
CNV
SCK
Figure 33. 3-Wire CS Mode with Busy Indicator
Connection Diagram (SDI High)
06392-
018
tCONV
tCNVH
tCYC
AQUISITION
tACQ
tSCK
tSCKH
tSCKL
CONVERSION
SCK
CNV
SDI = 1
SDO
D15
D14
D1
D0
tHSDO
1
2
3
15
16
17
tDSDO
tDIS
Figure 34. 3-Wire CS Mode with Busy Indicator Serial Interface Timing (SDI High)
相關(guān)PDF資料
PDF描述
PH50S2412 CONVERTER DC/DC 12V 50W 6-PIN
1624094-9 INDUCTOR 220UH 100MA 1812
EVAL-AD7685SDZ BOARD EVAL FOR AD7685
ADR421ARZ-REEL7 IC VREF SERIES PREC 2.5V 8-SOIC
REC5-483.3SRW/H6/C CONV DC/DC 5W 36-72VIN 3.3VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7982CB 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-AD7982CBZ 功能描述:BOARD EVAL FOR AD7982 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7982SDZ 功能描述:BOARD EVAL FOR AD7982 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7983CBZ 功能描述:EVAL BAORD FOR AD7983 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7983SDZ 功能描述:BOARD EVAL FOR AD7983 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件