參數(shù)資料
型號(hào): EVAL-AD7946SDZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/24頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD7946
標(biāo)準(zhǔn)包裝: 1
系列: *
AD7946
Rev. A | Page 23 of 24
APPLICATION GUIDELINES
LAYOUT
The printed circuit board that houses the AD7946 should be
designed so that the analog and digital sections are separated
and confined to certain areas of the board. The pinout of the
AD7946, with all its analog signals on the left side and all its
digital signals on the right side, eases this task.
Avoid running digital lines under the device because these
couple noise onto the die, unless a ground plane under the
AD7946 is used as a shield. Fast switching signals, such as CNV
or clocks, should never run near analog signal paths. Crossover
of digital and analog signals should be avoided.
At least one ground plane should be used. It could be common
or split between the digital and analog sections. In the latter
case, the planes should be joined underneath the AD7946s.
The AD7946 voltage reference input REF has a dynamic input
impedance and should be decoupled with minimal parasitic
inductances. This is done by placing the reference decoupling
ceramic capacitor close to, and ideally right up against, the REF
and GND pins and connecting it with wide, low impedance
traces.
Finally, the power supplies VDD and VIO of the AD7946
should be decoupled with ceramic capacitors (typically 100 nF)
placed close to the AD7946 and connected using short and wide
traces to provide low impedance paths and reduce the effect of
glitches on the power supply lines.
An example of layout following these rules is shown in
EVALUATING THE AD7946’S PERFORMANCE
Other recommended layouts for the AD7946 are outlined
in the documentation of the evaluation board for the AD7946
(EVAL-AD7946CB). The evaluation board package includes a
fully assembled and tested evaluation board, documentation,
and software for controlling the board from a PC via the
EVAL-CONTROL BRD3.
04656-044
Figure 45. Example of Layout of the AD7946 (Top Layer)
04656-045
Figure 46. Example of Layout of the AD7946 (Bottom Layer)
相關(guān)PDF資料
PDF描述
EEC22DREH-S93 CONN EDGECARD 44POS .100 EYELET
GMC08DRTF-S13 CONN EDGECARD 16POS .100 EXTEND
MCP3421EV BOARD EVAL FOR MCP3421 SOT23-6
GEC44DRES-S13 CONN EDGECARD 88POS .100 EXTEND
MCP3422EV BOARD EVAL MCP3422 PICKIT SERIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7949CBZ 制造商:Analog Devices 功能描述:EVAL BOARD 8 CH 250KSPS 14BIT ADC IC. - Bulk
EVAL-AD7949EDZ 功能描述:BOARD EVAL AD7949 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7951EDZ 功能描述:BOARD EVAL FOR AD7951 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7960FMCZ 制造商:Analog Devices 功能描述:AD7960 18BIT PULSAR DIFF ADC 制造商:Analog Devices 功能描述:EVAL BOARD, AD7960 ADC, Silicon Manufacturer:Analog Devices, Silicon Core Number:AD7960, Kit Application Type:Data Converter, Application Sub Type:ADC, Kit Contents:Eval Board AD7960,, Features:(Not Applicable)
EVAL-AD7961FMCZ 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:EVAL BOARD FOR AD7961 制造商:Analog Devices 功能描述:AD7961 16BIT PULSAR DIFF ADC 制造商:Analog Devices 功能描述:EVAL BOARD, AD7961 ADC, Silicon Manufacturer:Analog Devices, Silicon Core Number:AD7961, Kit Application Type:Data Converter, Application Sub Type:ADC, Kit Contents:Eval Board AD7961, Features:(Not Applicable)