參數(shù)資料
型號(hào)： EVAL-AD7799EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 7/28頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD7799
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 24
采樣率（每秒）： 470
數(shù)據(jù)接口： 串行
輸入范圍： ±VREF/增益
在以下條件下的電源（標(biāo)準(zhǔn)）： 2.5mW @ 470SPS
工作溫度： -40°C ~ 105°C
已用 IC / 零件： AD7799
已供物品： 板，纜線，CD
相關(guān)產(chǎn)品： AD7799BRU-REEL-ND - IC ADC 24BIT 3CH LP 16-TSSOP
AD7799BRUZ-REEL-ND - IC ADC 24BIT 3CH LP 16-TSSOP
AD7799BRUZ-ND - IC ADC 24BIT SIG-DEL 3CH 16TSSOP
AD7799BRU-ND - IC ADC 24BIT 3CH LP 16-TSSOP
Data Sheet
AD7798/AD7799
Rev. B | Page 15 of 28
Table 13. Operating Modes
MD2
MD1
MD0
Mode
0
Continuous-Conversion Mode (Default). In continuous-conversion mode, the ADC continuously performs conversions
and places the result in the data register. RDY goes low when a conversion is complete. After power-on, a channel
change, or a write to the mode, configuration, or IO registers, the first conversion is available after a period of 2/fADC,
and subsequent conversions are available at a frequency of fADC.
0
1
Single-Conversion Mode. When single-conversion mode is selected, the ADC powers up and performs a single
conversion. The oscillator requires 1 ms to power up and settle. The ADC then performs the conversion, which takes
a time of 2/fADC. The conversion result is placed in the data register, RDY goes low, and the ADC returns to power-
down mode. The conversion remains in the data register and RDY remains active (low) until the data is read or
another conversion is performed.
0
1
0
Idle Mode. In idle mode, the ADC filter and modulator are held in a reset state, although the modulator clocks are
still provided.
0
1
Power-Down Mode. In this mode, all AD7798/AD7799 circuitry is powered down, including the burnout currents.
1
0
Internal Zero-Scale Calibration. An internal short is automatically connected to the enabled channel. A calibration
takes two conversion cycles to complete. RDY goes high when the calibration is initiated and returns low when the
calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is
placed in the offset register of the selected channel.
1
0
1
Internal Full-Scale Calibration. A full-scale input voltage is automatically connected to the selected analog input for
this calibration. When the gain equals 1, a calibration takes two conversion cycles to complete. For higher gains, four
conversion cycles are required to perform the full-scale calibration. RDY goes high when the calibration is initiated
and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The
measured full-scale coefficient is placed in the full-scale register of the selected channel. Internal full-scale
calibrations cannot be performed when the gain equals 128. The ADC is factory-calibrated at a gain of 128 and this
factory-generated value is placed in the full-scale register on power up and when the gain is set to 128. With this
gain setting, a system full-scale calibration can be performed. To minimize the full-scale error, a full-scale calibration
is required each time the gain of a channel is changed.
1
0
System Zero-Scale Calibration. Users should connect the system zero-scale input to the channel input pins as
selected by the CH2 to CH0 bits. A system offset calibration takes two conversion cycles to complete. RDY goes high
when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode
following a calibration. The measured offset coefficient is placed in the offset register of the selected channel. A
zero-scale calibration is required each time the gain of a channel is changed.
1
System Full-Scale Calibration. Users should connect the system full-scale input to the channel input pins, as selected
by the CH2 to CH0 bits. A calibration takes two conversion cycles to complete. RDY goes high when the calibration
is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration.
The measured full-scale coefficient is placed in the full-scale register of the selected channel. A full-scale calibration
is required each time the gain of a channel is changed.
Table 14. Update Rates Available
FS3
FS2
FS1
FS0
fADC (Hz)
tSETTLE (ms)
Rejection @ 50 Hz/60 Hz
0
Reserved
0
1
470
4
0
1
0
242
8
0
1
123
16
0
1
0
62
32
0
1
0
1
50
40
0
1
0
39
48
0
1
33.2
60
1
0
19.6
101
90 dB (60 Hz only)
1
0
1
16.7
120
80 dB (50 Hz only)
1
0
1
0
16.7
120
65 dB
1
0
1
12.5
160
66 dB
1
0
10
200
69 dB
1
0
1
8.33
240
70 dB
1
0
6.25
320
72 dB
1
4.17
480
74 dB
相關(guān)PDF資料
PDF描述
RCM15DCBH-S189 CONN EDGECARD 30POS R/A .156 SLD
EVAL-AD7785EBZ BOARD EVALUATION FOR AD7785
UVZ1J332MRD CAP ALUM 3300UF 63V 20% RADIAL
EVAL-AD7732EBZ BOARD EVAL FOR AD7732
VE-B2M-EY CONVERTER MOD DC/DC 10V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7816/7/8EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7816EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Single- and 4-Channel, 9 us, 10-Bit ADCs with On-Chip Temperature Sensor
EVAL-AD7817EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Single- and 4-Channel, 9 us, 10-Bit ADCs with On-Chip Temperature Sensor
EVAL-AD7818EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Single- and 4-Channel, 9 us, 10-Bit ADCs with On-Chip Temperature Sensor
EVAL-AD7839EBZ 功能描述:BOARD EVAL FOR AD7839 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*