- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17293 > EVAL-AD7747EBZ (Analog Devices Inc)BOARD EVAL FOR AD7747 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7747EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7747 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 傳感器類型： | 觸摸，電容式 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 5.25 V |
| 嵌入式： | 否 |
| 已供物品： | 板，纜線，CD |
| 已用 IC / 零件： | AD7747 |
| 產(chǎn)品目錄頁面： | 781 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD7747ARUZ-REEL7-ND - IC CONV CAP TO DIG 24BIT 16TSSOP AD7747ARUZ-REEL-ND - IC CONV CAP TO DIG 24BIT 16TSSOP AD7747ARUZ-ND - IC CONV 24BIT CAP-DGTL 16-TSSOP |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7747
Rev. 0 | Page 12 of 28
SERIAL INTERFACE
The AD7747 supports an I2C-compatible 2-wire serial interface.
The two wires on the I2C bus are called SCL (clock) and SDA
(data). These two wires carry all addressing, control, and data
information one bit at a time over the bus to all connected
peripheral devices. The SDA wire carries the data, while the
SCL wire synchronizes the sender and receiver during the data
transfer. I2C devices are classified as either master or slave devices.
A device that initiates a data transfer message is called a master,
while a device that responds to this message is called a slave.
To control the AD7747 device on the bus, the following
protocol must be followed. First, the master initiates a data
transfer by establishing a start condition, defined by a high-to-
low transition on SDA while SCL remains high. This indicates
that the start byte follows. This 8-bit start byte is made up of a
7-bit address plus an R/W bit indicator.
All peripherals connected to the bus respond to the start
condition and shift in the next 8 bits (7-bit address + R/W bit).
The bits arrive MSB first. The peripheral that recognizes the
transmitted address responds by pulling the data line low
during the ninth clock pulse. This is known as the acknowledge
bit. All other devices withdraw from the bus at this point and
maintain an idle condition. An exception to this is the general
call address, which is described later in this document. The idle
condition is where the device monitors the SDA and SCL lines
waiting for the start condition and the correct address byte. The
R/W bit determines the direction of the data transfer. A Logic 0
LSB in the start byte means that the master writes information
to the addressed peripheral. In this case, the AD7747 becomes a
slave receiver. A Logic 1 LSB in the start byte means that the
master reads information from the addressed peripheral. In this
case, the AD7747 becomes a slave transmitter. In all instances, the
AD7747 acts as a standard slave device on the I2C bus.
The start byte address for the AD7747 is 0x90 for a write and
0x91 for a read.
READ OPERATION
When a read is selected in the start byte, the register that is
currently addressed by the address pointer is transmitted on to
the SDA line by the AD7747. This is then clocked out by the
master device and the AD7747 awaits an acknowledge from the
master.
If an acknowledge is received from the master, the address auto-
incrementer automatically increments the address pointer
register and outputs the next addressed register content on to
the SDA line for transmission to the master. If no acknowledge
is received, the AD7747 returns to the idle state and the address
pointer is not incremented.
The address pointer’s auto-incrementer allows block data to be
written or read from the starting address and subsequent
incremental addresses.
In continuous conversion mode, the address pointer’s auto-
incrementer should be used for reading a conversion result.
That means the three data bytes should be read using one
multibyte read transaction rather than three separate single byte
transactions. The single byte data read transaction may result in
the data bytes from two different results being mixed. The same
applies for six data bytes if both the capacitive and the
voltage/temperature channel are enabled.
The user can also access any unique register (address) on a one-
to-one basis without having to update all the registers. The
address pointer register’s contents cannot be read.
If an incorrect address pointer location is accessed, or if the user
allows the auto-incrementer to exceed the required register
address, the following applies:
In read mode, the AD7747 continues to output various
internal register contents until the master device issues a
no acknowledge, start, or stop condition. The address
pointer auto-incrementer’s contents are reset to point to
the status register at Address 0x00 when a stop condition is
received at the end of a read operation. This allows the
status register to be read (polled) continually without
having to constantly write to the address pointer.
In write mode, the data for the invalid address is not
loaded into the AD7747 registers, but an acknowledge is
issued by the AD7747.
WRITE OPERATION
When a write is selected, the byte following the start byte is
always the register address pointer (subaddress) byte, which
points to one of the internal registers on the AD7747. The
address pointer byte is automatically loaded into the address
pointer register and acknowledged by the AD7747. After the
address pointer byte acknowledge, a stop condition, a repeated
start condition, or another data byte can follow from the master.
A stop condition is defined by a low-to-high transition on SDA
while SCL remains high. If a stop condition is ever encountered
by the AD7747, it returns to its idle condition and the address
pointer is reset to Address 0x00.
If a data byte is transmitted after the register address pointer
byte, the AD7747 loads this byte into the register that is
currently addressed by the address pointer register, sends an
acknowledge, and the address pointer auto-incrementer
automatically increments the address pointer register to the
next internal register address. Thus, subsequent transmitted
data bytes are loaded into sequentially incremented addresses.
If a repeated start condition is encountered after the address
pointer byte, all peripherals connected to the bus respond
exactly as outlined above for a start condition, that is, a repeated
start condition is treated the same as a start condition. When a
master device issues a stop condition, it relinquishes control of
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490723 | CABLE JUMPER 1.25MM .030M 5POS |
| ECC16DJCN-S1136 | CONN EDGECARD 32PS .100 PRESSFIT |
| RSC05DRTN | CONN EDGECARD 10POS DIP .100 SLD |
| GCM15DSXS | CONN EDGECARD 30POS DIP .156 SLD |
| RMC05DRTN | CONN EDGECARD 10POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7751EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Energy Metering IC With On-Chip Fault Detection |
| EVAL-AD7755EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Energy Metering IC with Pulse Output |
| EVAL-AD7760EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS)) |
| EVAL-AD7760EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR AD7760/AD7762/AD7763 USING EVAL-CED1Z 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD7760EDZ | 功能描述:BOARD EVAL CONTROL AD7760 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。