- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17060 > EVAL-AD7738EBZ (Analog Devices Inc)BOARD EVAL FOR AD7738 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7738EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7738 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 15.4k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±2.5 V |
| 在以下條件下的電源（標準）： | 85mW @ 5V |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7738 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7738BRUZ-REEL7-ND - IC ADC 24BIT 8CH SIG-DEL 28TSSOP AD7738BRUZ-REEL-ND - IC ADC 24BIT 8CH SIG-DEL 28TSSOP AD7738BRUZ-ND - IC ADC 24BIT 8-CH 28-TSSOP AD7738BRU-REEL7-ND - IC ADC 24BIT 8CH SIG-DEL 28TSSOP AD7738BRU-ND - IC ADC 24BIT 8-CH 28-TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
–24–
AD7738
-CHANNEL 1
SCALING
TIME
SAMPLING
TIME
+CHANNEL 1
SAMPLING
TIME
SETTLING
TIME
MULTIPLEXER
-CHANNEL 0
RDY
SETTLING
TIME
CONVERSION TIME
+CHANNEL 2
Figure 14. Multiplexer and Conversion Timing—Continuous Conversion on Several Channels with Chopping Enabled
SCALING
TIME
+CHANNEL 1
SAMPLING
TIME
+CHANNEL 0
+CHANNEL 2
SETTLING
TIME
CONVERSION TIME
MULTIPLEXER
RDY
Figure 15. Multiplexer and Conversion Timing—Continuous Conversion on Several Channels with Chopping Disabled
MULTIPLEXER
AIN(+)
AIN(– )
+
DIGITAL
FILTER
MUXOUT
ADCIN
-
MODULATOR
BUFFER
-
SCALING
ARITHMETIC
(CALIBRATIONS)
CHOP
f
MCLK/2
f
MCLK/2
DIGITAL
INTERFACE
OUTPUT DATA
AT THE SELECTED
DATA RATE
Figure 13. Channel Signal Chain Diagram with Chopping Enabled
Multiplexer, Conversion, and Data Output Timing
The specified “Conversion Time” includes one or two “Settling”
and “Sampling” periods and a “Scaling” time.
With chopping enabled (Figure 14), a conversion cycle starts
with a “Settling” time of 43 or 44 MCLK cycles (~7
s with
6.144 MHz MCLK) to allow the circuits following the multiplexer
to settle. Then the sigma-delta modulator samples the analog
signals, and the digital filter processes the digital data stream.
The “Sampling” time depends on FW, i.e., on the Channel
Conversion Time register contents. After another “Settling” of
42 MCLK cycles (~6.8
s), the “Sampling” time is repeated
with a reversed (chopped) analog input signal. Then, during the
“Scaling” time of 163 MCLK cycles (~26.5
s), the two results
from the digital filter are averaged, scaled using the Calibration
registers, and written into the Channel Data register.
With chopping disabled (Figure 15), there is only one “Sampling”
time preceded by a “Settling” time of 43 or 44 MCLK cycles
and followed by a “Scaling” time of 163 MCLK cycles.
The
RDY pin goes high during the “Scaling time” regardless of
its previous state. The relevant RDY bit is set in the ADC Sta-
tus register, and in the Channel Status register the
RDY pin
goes low when the Channel Data register is updated and the
channel conversion cycle is finished. If in Continuous Conversion
mode, the part will automatically continue with a conversion
cycle on the next enabled channel.
Note, that every channel can be configured independently for
conversion time and chopping mode. The overall cycle and effec-
tive per channel data rate depends on all enabled channel settings.
Frequency Response
The sigma-delta modulator runs at 1/2 of MCLK frequency,
which is effectively the sampling frequency. Therefore, the
Nyquist frequency is 1/4 of the MCLK frequency. The digital
filter, in association with the modulator, features frequency
response of a first order low-pass filter. The –3 dB point is close
to the frequency of 1/Channel Conversion Time. The roll-off is
–20 dB/dec up to the Nyquist frequency. If chopping is enabled,
the input signal is resampled by chopping. Therefore, the over-
all frequency response features notches close to the frequency of
1/Channel Conversion Time. The top envelope is again the
ADC response of –20 dB/dec.
The typical frequency response plots are in Figure 16. The plots
are normalized to 1/Channel Conversion Time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7767-1EDZ | BOARD EVAL AD7767-1 64KSPS 111DB |
| EEV-HA1E470P | CAP ALUM 47UF 25V 20% SMD |
| 0210490304 | CABLE JUMPER 1.25MM .076M 24POS |
| RCM15DCBN-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| EVAL-AD7766-2EDZ | BOARD EVAL AD7766-2 32KSPS 114DB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7739EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7739EBZ | 功能描述:BOARD EVAL FOR AD7739 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7741/42EB | 制造商:Analog Devices 功能描述:Evaluation Board For Single And Multi-Channel Synchronous Voltage-To-Frequency Converters 制造商:Analog Devices 功能描述:EVALUATION BOARD IC - Bulk |
| EVAL-AD7741/42EBZ | 功能描述:BOARD EVAL FOR AD7741/7742 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD7741-42EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single and Multichannel, Synchronous Voltage-to-Frequency Converters |
發(fā)布緊急采購，3分鐘左右您將得到回復。