- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17030 > EVAL-AD7731EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7731 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7731EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7731 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 6.4k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±1.28 V |
| 在以下條件下的電源（標準）： | 67.5mW @ 6.4kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7731 |
| 已供物品： | 板，CD |
| 相關產(chǎn)品： | AD7731BNZ-ND - IC ADC 24BIT SIGMA-DELTA 24DIP AD7731BRUZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRUZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRUZ-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRZ-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRU-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRU-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BR-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD7731
–28–
REV. 0
FASTStep Mode (SKIP = 0, FAST = 1)
The second mode of operation of the second stage filter is in
FASTStep mode which enables it to respond rapidly to step
inputs even when the second stage filter is in the loop. The
FASTStep mode is not relevant with SKIP mode enabled.
The FASTStep mode is enabled by placing a 1 in the FAST
bit of the Filter Register. If the FAST bit is 0, the part continues
to process step inputs with the normal FIR filter as the second
stage filter. With FASTStep mode enabled, the second stage
filter will continue to process steady state inputs with the filter
in its normal FIR mode of operation. However, the part is con-
tinuously monitoring the output of the first stage filter and com-
paring it with the second-previous output. If the difference
between these two outputs is greater than a predetermined
threshold (1% of full scale), the second stage filter switches to a
simple moving average computation. This also happens when a
change in channels takes place regardless of how close the volt-
ages on the two channels are. When the change is detected, the
STDY bit of the Status Register goes to 1.
The initial number of averages in the moving average computa-
tion is either 2 (chop enabled) or 1 (chop disabled). The num-
ber of averages will be held at this value as long as the threshold
is exceeded. Once the threshold is no longer exceeded (the step
on the analog input has settled), the number of outputs used to
compute the moving average output is increased. The first and
second outputs from the first stage filter where the threshold is
no longer exceeded is computed as an average by 2, then 4
outputs with an average of 4, 8 outputs with an average of 8 and
6 outputs with an average of 16. At this time, the second stage
filter reverts back to its normal FIR mode of operation. When
the second stage filter reverts back to the normal FIR, the
STDY
bit of the Status Register goes to 0.
Figure 13 gives an indication of the different responses to a step
input with FASTStep mode enabled and disabled. The verti-
cal axis indicates the settling of the output to the input step
change while the horizontal axis shows how many outputs it
takes for that settling to occur. The positive input step change
occurs at a time coincident with the fifth output.
NUMBER OF OUTPUTS
20000000
15000000
0
025
5
CODE
10
15
20
10000000
5000000
Figure 13. Step Response for FASTStep and Normal
Operation
In FASTStep mode, the part has settled to the new value
much faster. For example, with CHP = 1, the FASTStep
mode settles to its value in two outputs while the normal mode
settling takes 23 outputs. Between the second and 23rd output,
the FASTStep mode produces a settled result but with addi-
tional noise compared to the specified noise level for its operat-
ing conditions. This noise level starts at approximately 3 times
the final noise converging to FIR mode performance. The com-
plete settling time to where the part is back within the specified
noise number, is the same for FASTStep mode and for normal
mode. When switching channels, the profile of Figure 13 will
not be seen. Since the part is synchronized when a channel
change takes place, it will not produce an output until the filter
(either FASTStep or FIR) is settled. Table XVIII gives an
indication of the faster settling time benefits of FASTStep
mode.
As can be seen from Table XVIII, the FASTStep mode gives
a much earlier indication of where the output channel is going
and what its new value is. This feature is very useful in scanning
multiple channels where the user does not have to wait for the
FIR settling time to see if a channel has changed value. In this
case, the part can be set up with CHP = 1, SKIP = 0 and FAST
= 1. This takes advantage of the low drift, better noise immunity
benefits of the CHOP mode. When a change in channels takes
place, the part enters FASTStep mode and provides an output
result in 2
× 1/Output Rate.
Note, if the FAST bit is set and the part operated in single con-
version mode, the AD7731 will continue to output results until
the
STDY bit goes to 0.
Table XVIII. Time to First and Subsequent Outputs Follow-
ing Channel Change
Time
Time to
SKIP
CHP
FAST
to First O/P
1
Subsequent O/Ps
0
24
× SF/f
MOD
SF/fMOD
0
1
0
66
× SF/f
MOD
3
× SF/f
MOD
10
X
2
3
× SF/f
MOD
SF/fMOD
11
X
3
× SF/f
MOD
3
× SF/f
MOD
00
1
3
× SF/f
MOD
SF/fMOD
01
1
6
× SF/f
MOD
3
MOD
1This O/P is fully settled.
2X = Don’t Care.
REV. A
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B7J-EY | CONVERTER MOD DC/DC 36V 50W |
| RMM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
| VI-B7H-EY | CONVERTER MOD DC/DC 52V 50W |
| SDS130R-302N | INDUCTOR PWR SHIELDED 3.0UH SMD |
| VI-B74-EY | CONVERTER MOD DC/DC 48V 50W |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7732EB | 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC |
| EVAL-AD7732EBZ | 功能描述:BOARD EVAL FOR AD7732 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7734EBZ | 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7738EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD7738 ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7738EBZ | 功能描述:BOARD EVAL FOR AD7738 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。