
Data Sheet
AD7327
Rev. B | Page 17 of 36
Figure 25 shows the differential configuration during the
acquisition phase. For the conversion phase, SW3 opens and
SW1 and SW2 move to Position B (see
Figure 26). The output
impedances of the source driving the VIN+ and VIN pins must
match; otherwise, the two inputs have different settling times,
resulting in errors.
CAPACITIVE
DAC
CONTROL
LOGIC
CAPACITIVE
DAC
COMPARATOR
SW3
SW1
A
B
CS
VIN+
SW2
A
B
VIN–
VREF
05401-
019
Figure 25. ADC Differential Configuration During Acquisition Phase
CAPACITIVE
DAC
CONTROL
LOGIC
CAPACITIVE
DAC
COMPARATOR
SW3
SW1
A
B
CS
VIN+
SW2
A
B
VIN–
VREF
05401-
020
Figure 26. ADC Differential Configuration During Conversion Phase
Output Coding
Th
e AD7327 default output coding is set to twos complement.
The output coding is controlled by the coding bit in the control
register. To change the output coding to straight binary coding,
the coding bit in the control register must be set. When operating
in sequence mode, the output coding for each channel in the
sequence is the value written to the coding bit during the last
write to the control register.
Transfer Functions
The designed code transitions occur at successive integer
LSB values (that is, 1 LSB, 2 LSB, and so on). The LSB size
is dependent on the analog input range selected.
Table 7. LSB Sizes for Each Analog Input Range
Input Range
Full-Scale Range/8192 Codes
LSB Size
±10 V
20 V
2.441 mV
±5 V
10 V
1.22 mV
±2.5 V
5 V
0.61 mV
0 V to +10 V
10 V
1.22 mV
The ideal transfer characteristic for th
e AD7327 when twos
complement coding is selected is shown in
Figure 27. The ideal
transfer characteristic for the
AD7327 when straight binary
011...111
011...110
000...001
000...000
111...111
–FSR/2 + 1LSB
AGND + 1LSB
+FSR/2 – 1LSB BIPOLAR RANGES
+FSR – 1LSB
UNIPOLAR RANGE
AGND – 1LSB
ANALOG INPUT
ADC
CO
DE
100...010
100...001
100...000
05401-
021
Figure 27. Twos Complement Transfer Characteristic
111...111
111...110
111...000
011...111
–FSR/2 + 1LSB
AGND + 1LSB
+FSR/2 – 1LSB BIPOLAR RANGES
+FSR – 1LSB
UNIPOLAR RANGE
ANALOG INPUT
ADC
CO
DE
000...010
000...001
000...000
05401-
022
Figure 28. Straight Binary Transfer Characteristic
ANALOG INPUT STRUCTURE
The analog inputs of th
e AD7327 can be configured as single-
ended, true differential, or pseudo differential via the control
bipolar input signals. On power-up, the analog inputs operate as
eight single-ended analog input channels. If true differential or
pseudo differential is required, a write to the control register is
necessary after power-up to change this configuration.
Figure 29 shows the equivalent analog input circuit of the
analog input structure in differential mode. The two diodes
provide ESD protection for the analog inputs.
D
VDD
C2
R1
VIN0
VSS
C1
05401-
023
Figure 29. Equivalent Analog Input Circuit (Single-Ended)