AVDD = 11.4 V to 16.5 " />
參數(shù)資料
型號(hào): EVAL-AD5764REBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 30/32頁(yè)
文件大?。?/td> 0K
描述: EVAL BOARD FOR AD5764
標(biāo)準(zhǔn)包裝: 1
DAC 的數(shù)量: 4
位數(shù): 16
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
設(shè)置時(shí)間: 8µs
DAC 型: 電壓
工作溫度: -40°C ~ 85°C
已供物品: 板,CD
已用 IC / 零件: AD5764R
Data Sheet
AD5764R
Rev. D | Page 7 of 32
TIMING CHARACTERISTICS
AVDD = 11.4 V to 16.5 V, AVSS = 11.4 V to 16.5 V, AGND = DGND = REFGND = PGND = 0 V; REFAB = REFCD = 5 V external;
DVCC = 2.7 V to 5.25 V, RLOAD = 10 k, CL = 200 pF. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t54
13
ns min
24th SCLK falling edge to SYNC rising edge
t6
90
ns min
Minimum SYNC high time
t7
2
ns min
Data setup time
t8
5
ns min
Data hold time
t9
1.7
s min
SYNC rising edge to LDAC falling edge (all DACs updated)
480
ns min
SYNC rising edge to LDAC falling edge (single DAC updated)
t10
10
ns min
LDAC pulse width low
t11
500
ns max
LDAC falling edge to DAC output response time
t12
10
s max
DAC output settling time
t13
10
ns min
CLR pulse width low
t14
2
s max
CLR pulse activation time
25
ns max
SCLK rising edge to SDO valid
t16
13
ns min
SYNC rising edge to SCLK falling edge
t17
2
s max
SYNC rising edge to DAC output response time (LDAC = 0)
t18
170
ns min
LDAC falling edge to SYNC rising edge
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3
4
Standalone mode only.
5
Measured with the load circuit of Figure 5.
6
Daisy-chain mode only.
相關(guān)PDF資料
PDF描述
RBA10DTAI CONN EDGECARD 20POS R/A .125 SLD
GBM28DRUI CONN EDGECARD 56POS DIP .156 SLD
0210390934 CABLE JUMPER 1MM .203M 23POS
AP2182SG-13 IC PWR SW USB 2CH 1.5A 8-SOIC
GCM11DRYF CONN EDGECARD 22POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5765EBZ 功能描述:BOARD EVAL FOR AD5765 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5780SDZ 功能描述:BOARD EVALUATION FOR AD5780 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5781SDZ 功能描述:BOARD EVAL FOR AD5781 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5790SDZ 制造商:Analog Devices 功能描述:AD5790 DAC EVALUATION BOARD 制造商:Analog Devices 功能描述:AD5790, DAC, EVALUATION BOARD 制造商:Analog Devices 功能描述:AD5790, DAC, EVALUATION BOARD, Silicon Manufacturer:Analog Devices, Silicon Core 制造商:Analog Devices 功能描述:AD5790, DAC, EVALUATION BOARD, Silicon Manufacturer:Analog Devices, Silicon Core Number:(Not Applicable), Kit Application Type:(Not Available), Application Sub Type:DAC, Features:20-bit Voltage Output DAC, Integrated Precision , RoHS Compliant: Yes
EVAL-AD5791SDZ 功能描述:BOARD EVAL FOR AD5791 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581