I2C TIMING CHARACTERISTICS
參數(shù)資料
型號: EVAL-AD5629RSDZ
廠商: Analog Devices Inc
文件頁數(shù): 30/32頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD5629
標(biāo)準(zhǔn)包裝: 1
系列: denseDAC
DAC 的數(shù)量: 8
位數(shù): 12
數(shù)據(jù)接口: I²C,串行
設(shè)置時(shí)間: 2.5µs
DAC 型: 電壓
工作溫度: -40°C ~ 105°C
已供物品:
已用 IC / 零件: AD5629
Data Sheet
AD5629R/AD5669R
Rev. D | Page 7 of 32
I2C TIMING CHARACTERISTICS
VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, fSCL = 400 kHz, unless otherwise noted.
Table 4.
Parameter
Conditions
Min
Max
Unit
Description
fSCL1
Standard mode
100
kHz
Serial clock frequency
Fast mode
400
kHz
t1
Standard mode
4
μs
tHIGH, SCL high time
Fast mode
0.6
μs
t2
Standard mode
4.7
μs
tLOW, SCL low time
Fast mode
1.3
μs
t3
Standard mode
250
ns
tSU;DAT, data setup time
Fast mode
100
ns
t4
Standard mode
0
3.45
μs
tHD;DAT, data hold time
Fast mode
0
0.9
μs
t5
Standard mode
4.7
μs
tSU;STA, setup time for a repeated start condition
Fast mode
0.6
μs
t6
Standard mode
4
μs
tHD;STA, hold time (repeated) start condition
Fast mode
0.6
μs
t7
Standard mode
4.7
μs
tBUF, bus-free time between a stop and a start condition
Fast mode
1.3
μs
t8
Standard mode
4
μs
tSU;STO, setup time for a stop condition
Fast mode
0.6
μs
t9
Standard mode
1000
ns
tRDA, rise time of SDA signal
Fast mode
300
ns
t10
Standard mode
300
ns
tFDA, fall time of SDA signal
Fast mode
300
ns
t11
Standard mode
1000
ns
tRCL, rise time of SCL signal
Fast mode
300
ns
t11A
Standard mode
1000
ns
tRCL1, rise time of SCL signal after a repeated start condition and
after an acknowledge bit
Fast mode
300
ns
t12
Standard mode
300
ns
tFCL, fall time of SCL signal
Fast mode
300
ns
t13
Standard mode
10
ns
LDAC pulse width low
Fast mode
10
ns
t14
Standard mode
300
ns
Falling edge of ninth SCL clock pulse of last byte of a valid write to
the LDAC falling edge
Fast mode
300
ns
t15
Standard mode
20
ns
CLR pulse width low
Fast mode
20
ns
tSP2
Fast mode
0
50
ns
Pulse width of spike suppressed
1
The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on the EMC
behavior of the part.
2
Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode or less than 10 ns for high speed mode.
相關(guān)PDF資料
PDF描述
ADR292GRUZ-REEL7 IC VREF SRS PREC 4.096V 8-TSSOP
ECC19DREN CONN EDGECARD 38POS .100 EYELET
V24C5E125B3 CONVERTER MOD DC/DC 5V 125W
0210490862 CABLE JUMPER 1.25MM .127M 17POS
SC52-100 INDUCTOR SMD 10UH 1.15A 2.52MHZ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5660DKZ 功能描述:BOARD DEMO FOR AD5660 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5660EB 制造商:Analog Devices 功能描述:EVAL BD FOR AD5660 - Bulk
EVAL-AD5660EBZ 功能描述:BOARD EVALUATION FOR AD5660 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5662EB 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-AD5662EBZ 功能描述:BOARD EVAL FOR AD5662 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581