- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17030 > EVAL-AD5590EBZ (Analog Devices Inc)BOARD EVAL FOR AD5590 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5590EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5590 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 2 Vpp |
| 在以下條件下的電源（標準）： | 12.5mW @ 1MSPS，5V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD5590 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5590
Rev. A | Page 27 of 44
ADC SECTION
The ADC section is a fast, 16-channel, 12-bit, single-supply,
analog-to-digital converter. The ADC is capable of throughput
rates of up to 1 MSPS when provided with a 20 MHz clock.
The ADC section provides the user with an on-chip track-
and-hold, analog-to-digital converter. The ADC section has
16 single-ended input channels with a channel sequencer,
allowing the user to select a sequence of channels through
which the ADC can cycle with each consecutive ASYNC falling
edge. The serial clock input accesses data from the ADC, controls
the transfer of data written to the ADC, and provides the clock
source for the successive approximation ADC converter. The
analog input range for the ADC is 0 V to VREFA or 0 V to 2 ×
VREFA depending on the status of Bit 1 in the control register.
The ADC provides flexible power management options to
allow the user to achieve the best power performance for a
given throughput rate. These options are selected by program-
ming the power management bits in the ADC control register.
ADC CONVERTER OPERATION
The ADC is a 12-bit successive approximation analog-to-digital
converter based around a capacitive DAC. The ADC can convert
analog input signals in the range 0 V to VREFA or 0 V to 2 × VREFA.
Figure 54 and Figure 55 show simplified schematics of the ADC.
The ADC comprises control logic, SAR, and a capacitive DAC,
which are used to add and subtract fixed amounts of charge
from the sampling capacitor to bring the comparator back
into a balanced condition. Figure 54 shows the ADC during
its acquisition phase. SW2 is closed and SW1 is in Position
A. The comparator is held in a balanced condition and the
sampling capacitor acquires the signal on the selected VIN
channel.
VIN0
VIN15
ADCGND
A
B
SW1
SW2
4k
COMPARATOR
CAPACITIVE
DAC
CONTROL
LOGIC
07691-
054
Figure 54. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 55), SW2 opens
and SW1 moves to Position B, causing the comparator to become
unbalanced. The control logic and the capacitive DAC are used
to add and subtract fixed amounts of charge from the sampling
capacitor to bring the comparator back into a balanced condi-
tion. When the comparator is rebalanced, the conversion is
complete. The control logic generates the ADC output code.
Figure 57 shows the ADC transfer function.
VIN0
VIN15
ADCGND
A
B
SW1
SW2
4k
COMPARATOR
CAPACITIVE
DAC
CONTROL
LOGIC
07691-
055
Figure 55. ADC Conversion Phase
Analog Input
Figure 56 shows an equivalent circuit of the analog input structure
of the ADC. The two diodes, D1 and D2, provide ESD protection
for the analog inputs. Care must be taken to ensure that the analog
input signal never exceed the supply rails by more than 200 mV.
This causes these diodes to become forward biased and start
conducting current into the substrate. 10 mA is the maximum
current these diodes can conduct without causing irreversible
damage to the ADC. Capacitor C1 in Figure 56 is typically about
4 pF and can primarily be attributed to pin capacitance. Resistor
R1 is a lumped component made up of the on resistance of a
switch (track-and-hold switch) and also includes the on resis-
tance of the input multiplexer.
C1
4pF
VINx
CONVERSION PHASE—SWITCH OPEN
TRACK PHASE—SWITCH CLOSED
ADCVDD
R1
C2
30pF
D2
D1
07691-
056
Figure 56. Equivalent Analog Input Circuit
The total resistance is typically about 400 . Capacitor C2 is
the ADC sampling capacitor and typically has a capacitance of
30 pF. For ac applications, removing high frequency components
from the analog input signal is recommended by use of an RC
low-pass filter on the relevant analog input pin. In applications
where harmonic distortion and signal-to-noise ratio are critical,
drive the analog input from a low impedance source. Large
source impedances significantly affect the ac performance of
the ADC. This may necessitate the use of an input buffer
amplifier. The choice of the op amp is a function of the
particular application.
When no amplifier is used to drive the analog input, limit the
source impedance to low values. The maximum source impedance
depends on the amount of total harmonic distortion (THD) that
can be tolerated. The THD increases as the source impedance
increases, and performance degrades (see Figure 28).
相關PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7657-1EDZ | BOARD EVAL CONTROL AD7657-1 |
| VI-B71-EY | CONVERTER MOD DC/DC 12V 50W |
| PCMC135T-1R0MF | COIL 1.0 UH POWER CHOKE 20% SMD |
| SDR0703-680KL | INDUCTOR POWER 68UH SMD |
| EVAL-AD7656-1EDZ | BOARD EVAL CONTROL AD7656-1 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5620EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23 |
| EVAL-AD5620EBZ | 功能描述:EVAL BOARD FOR AD5620 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5621EBZ | 功能描述:BOARD EVALUATION FOR AD5621 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5629REBRZ | 功能描述:BOARD EVAL FOR AD5629 TSSOP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:denseDAC 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5629RSDZ | 功能描述:BOARD EVAL FOR AD5629 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:denseDAC 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復。