- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17105 > EVAL-AD5370EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD5370 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD5370EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD5370 |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 40 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 540k |
| 數(shù)據(jù)接口： | 串行 |
| 設(shè)置時(shí)間： | 20µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5370 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD5370
Rev. 0 | Page 15 of 28
THEORY OF OPERATION
DAC ARCHITECTURE
The AD5370 contains 40 DAC channels and 40 output amplifiers
in a single package. The architecture of a single DAC channel
consists of a 16-bit resistor-string DAC followed by an output
buffer amplifier. The resistor-string section is simply a string of
resistors, of equal value, from VREF to AGND. This type of
architecture guarantees DAC monotonicity. The 16-bit binary
digital code loaded to the DAC register determines at which
node on the string the voltage is tapped off before being fed into
the output amplifier. The output amplifier multiplies the DAC
output voltage by 4. The nominal output span is 12 V with a 3 V
reference and 20 V with a 5 V reference.
CHANNEL GROUPS
The 40 DAC channels of the AD5370 are arranged into five
groups of eight channels. The eight DACs of Group 0 derive
their reference voltage from VREF0. Group 1 to Group 4 derive
their reference voltage from VREF1. Each group has its own
signal ground pin.
Table 7. AD5370 Registers
Register
Name
Word
Length
(Bits)
Default
Value
Description
X1A
16
0x1555
Input Data Register A. One for each DAC channel.
X1B
16
0x1555
Input Data Register B. One for each DAC channel.
M
16
0x3FFF
Gain trim register. One for each DAC channel.
C
16
0x2000
Offset trim register. One for each DAC channel.
X2A
16
Not user
accessible
Output Data Register A. One for each DAC channel. These registers store the final calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
X2B
16
Not user
accessible
Output Data Register B. One for each DAC channel. These registers store the final calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
DAC
Not user
accessible
Data registers from which the DAC channels take their final input data. The DAC registers are
updated from the X2A or X2B register. They are not readable or directly writable.
OFS0
14
0x1555
Offset DAC 0 data register. Sets the offset for Group 0.
OFS1
14
0x1555
Offset DAC 1 data register. Sets the offset for Group 1 to Group 4.
Control
3
0x00
Bit 2 = A/B.
0 = global selection of X1A input data registers.
1 = X1B registers.
Bit 1 = enable temperature shutdown.
0 = disable temperature shutdown.
1 = enable.
Bit 0 = soft power-down.
0 = soft power-up.
1 = soft power-down.
A/B Select 0
8
0x00
Each bit in this register determines if a DAC channel in Group 0 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 1
8
0x00
Each bit in this register determines if a DAC channel in Group 1 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 2
8
0x00
Each bit in this register determines if a DAC channel in Group 2 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 3
8
0x00
Each bit in this register determines if a DAC channel in Group 3 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 4
8
0x00
Each bit in this register determines if a DAC channel in Group 4 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSM12DSES-S243 | CONN EDGECARD 24POS .156 EYELET |
| VI-J7W-EZ | CONVERTER MOD DC/DC 5.5V 25W |
| 0210390943 | CABLE JUMPER 1MM .030M 25POS |
| HMM08DRUI | CONN EDGECARD 16POS .156 DIP SLD |
| RMM06DRYI | CONN EDGECARD 12POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5371EBZ | 功能描述:BOARD EVAL FOR AD5371 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5372EBZ | 功能描述:BOARD EVAL FOR AD5372 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5373EBZ | 功能描述:BOARD EVAL FOR AD5373 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5379EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
| EVAL-AD5379EBZ | 功能描述:BOARD EVALUATION FOR AD5379 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。