- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17105 > EVAL-AD5363EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD5363 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5363EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD5363 |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標準包裝： | 1 |
| DAC 的數(shù)量： | 8 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 540k |
| 數(shù)據(jù)接口： | 串行 |
| 設(shè)置時間： | 20µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5363 |
| 相關(guān)產(chǎn)品： | AD5363BSTZ-REEL-ND - IC DAC 14BIT 8CH SERIAL 52-LQFP AD5363BSTZ-ND - IC DAC 14BIT 8CH SERIAL 52-LQFP AD5363BCPZ-REEL7-ND - IC DAC 14BIT 8CH SERIAL 56-LFCSP AD5363BCPZ-ND - IC DAC 14BIT 8CH SERIAL 56-LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD5362/AD5363
Rev. A | Page 19 of 28
Reference Selection Example
If
Nominal output range = 20 V (10 V to +10 V)
Offset error = ±100 mV
Gain error = ±3%, and
SIGGND = AGND = 0 V
Then
Gain error = ±3%
=> Maximum positive gain error = 3%
=> Output range including gain error = 20 + 0.03(20) = 20.6 V
Offset error = ±100 mV
=> Maximum offset error span = 2(100 mV) = 0.2 V
=> Output range including gain error and offset error =
20.6 V + 0.2 V = 20.8 V
VREF calculation
Actual output range = 20.6 V, that is, 10.3 V to +10.3 V
(centered);
VREF = (10.3 V + 10.3 V)/4 = 5.15 V
If the solution yields an inconvenient reference level, the user
can adopt one of the following approaches:
Use a resistor divider to divide down a convenient, higher
reference level to the required level.
Select a convenient reference level above VREF and modify
the gain and offset registers to digitally downsize the reference.
In this way, the user can use almost any convenient reference
level but can reduce the performance by overcompaction of
the transfer function.
Use a combination of these two approaches.
CALIBRATION
The user can perform a system calibration on the AD5362/
AD5363 to reduce gain and offset errors to below 1 LSB. This
reduction is achieved by calculating new values for the M and
C registers and reprogramming them.
The M and C registers should not be programmed until both
the zero-scale and full-scale errors are calculated.
Reducing Zero-Scale Error
Zero-scale error can be reduced as follows:
1.
Set the output to the lowest possible value.
2.
Measure the actual output voltage and compare it to the
required value. This gives the zero-scale error.
3.
Calculate the number of LSBs equivalent to the error and
add this number to the default value of the C register. Note
that only negative zero-scale error can be reduced.
Reducing Full-Scale Error
Full-scale error can be reduced as follows:
1.
Measure the zero-scale error.
2.
Set the output to the highest possible value.
3.
Measure the actual output voltage and compare it to the
required value. Add this error to the zero-scale error. This
is the span error, which includes the full-scale error.
4.
Calculate the number of LSBs equivalent to the span error
and subtract this number from the default value of the M
register. Note that only positive full-scale error can be
reduced.
AD5362 Calibration Example
This example assumes that a 10 V to +10 V output is required.
The DAC output is set to 10 V but measured at 10.03 V. This
gives a zero-scale error of 30 mV.
1 LSB = 20 V/65,536 = 305.176 μV
30 mV = 98 LSBs
The full-scale error can now be calculated. The output is set to
10 V and a value of 10.02 V is measured. This gives a full-scale
error of +20 mV and a span error of +20 mV – (–30 mV) =
+50 mV.
50 mV = 164 LSBs
The errors can now be removed as follows:
1.
Add 98 LSBs to the default C register value:
(32,768 + 98) = 32,866
2.
Subtract 164 LSBs from the default M register value:
(65,535 164) = 65,371
3.
Program the M register to 65,371; program the C register
to 32,866.
ADDITIONAL CALIBRATION
The techniques described in the previous section are usually
enough to reduce the zero-scale and full-scale errors in most
applications. However, there are limitations whereby the errors
may not be sufficiently reduced. For example, the offset (C)
register can only be used to reduce the offset caused by the
negative zero-scale error. A positive offset cannot be reduced.
Likewise, if the maximum voltage is below the ideal value, that
is, a negative full-scale error, the gain (M) register cannot be
used to increase the gain to compensate for the error.
These limitations can be overcome by increasing the reference
value. With a 2.5 V reference, a 10 V span is achieved. The ideal
voltage range, for the AD5362 or the AD5363, is 5 V to +5 V.
Using a +2.6 V reference increases the range to 5.2 V to +5.2
V.
Clearly, in this case, the offset and gain errors are
insignificant,
and the M and C registers can be used to raise the
negative
voltage to 5 V and then reduce the maximum voltage
to +5 V
to give the most accurate values possible.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GEM10DRSN-S664 | CONN EDGECARD 20POS DIP .156 SLD |
| SCRH5D28-3R0 | INDUCTOR SMD 3.0UH 2.30A 10KHZ |
| GEM10DRSD-S664 | CONN EDGECARD 20POS DIP .156 SLD |
| RBM22DRUN | CONN EDGECARD 44POS DIP .156 SLD |
| GEM10DRMN-S664 | CONN EDGECARD 20POS .156 WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5370EBZ | 功能描述:BOARD EVALUATION FOR AD5370 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5371EBZ | 功能描述:BOARD EVAL FOR AD5371 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5372EBZ | 功能描述:BOARD EVAL FOR AD5372 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5373EBZ | 功能描述:BOARD EVAL FOR AD5373 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5379EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。