- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16818 > EVAL-AD1937AZ (Analog Devices Inc)BOARD EVAL FOR AD1937 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD1937AZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/36頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD1937 |
| 標準包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 已用 IC / 零件： | AD1937 |
| 主要屬性： | 24 位，192 kHz，4 ADC: 107dB 動態(tài)范圍，8 DAC: 112dB 動態(tài)范圍 |
| 次要屬性： | 分時復用（TDM）、I2C 和 SPI 接口，Popguard? 技術 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD1937
Rev. B | Page 26 of 36
DLRCLK
INTERNAL
DBCLK
DSDATAx
ADDITIONAL MODES
The AD1937 offers several additional modes for board level
design enhancements. To reduce the EMI in board level design,
serial data can be transmitted without an explicit BCLK. See
transmission mode that does not require high speed DBCLK.
This configuration is applicable when the AD1937 master
clock is generated by the PLL with the DLRCLK as the PLL
reference frequency.
To relax the requirement for the setup time of the AD1937 in
cases of high speed TDM data transmission, the AD1937 can
latch in the data using the falling edge of DBCLK. This effec-
tively dedicates the entire BCLK period to the setup time. This
mode is useful in cases where the source has a large delay time
in the serial data driver. Figure 30 shows this pipeline mode of
data transmission.
Both the BCLK-less and pipeline modes are available on the
ADC serial data port.
32 BITS
0
741
4-
02
8
DLRC
DBCL
DSDATAn
AT THIS BCLK EDGE
MSB
Figure 28. Serial DAC Data Transmission in TDM Format Without DBCLK; 2-Channel 64 BCLKs per Frame Mode
(Applicable Only If PLL Locks to DLRCLK; This Mode Is Also Available in the ADC Serial Data Port)
LK
K
DATA MUST BE VALID
0
741
4-
0
29
Figure 29. Serial DAC Data Transmission in TDM Format Without DBCLK; 128 to 512 BCLKs per Frame TDM Mode
(Applicable Only If PLL Locks to DLRCLK; This Mode Is Also Available in the ADC Serial Data Port)
DLRCLK
INTERNAL
DBCLK
DM DSDATAn
07
41
4-
12
8
T
Figure 30. I2S Pipeline Mode in DAC Serial Data Transmission
(Applicable in Stereo and TDM, Useful for High Frequency TDM Transmission;
This Mode Is Also Available in the ADC Serial Data Port)
相關PDF資料 |
PDF描述 |
|---|---|
| 222K174-3-0 | BOOT MOLDED |
| GBM15DTAT-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| GBM22DTAS-S189 | CONN EDGECARD 44POS R/A .156 SLD |
| V150C28E150BL | CONVERTER MOD DC/DC 28V 150W |
| 207W223-100/180-0 | BOOT MOLDED |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1937EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC |
| EVAL-AD1937EBZ | 制造商:Analog Devices 功能描述:EB SINGLE CHIP CODEC 4 ADC'S W/DIFF OUTP - Boxed Product (Development Kits) |
| EVAL-AD1938AZ | 功能描述:BOARD EVAL FOR AD1938 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-AD1938EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24-Bit CODEC |
| EVAL-AD1938EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR MULTI CHANNEL 96KHZ CODEC - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。