參數(shù)資料
型號(hào): EVAL-AD1871EBZ
廠商: Analog Devices Inc
文件頁數(shù): 4/28頁
文件大小: 0K
描述: BOARD EVAL FOR AD1871
標(biāo)準(zhǔn)包裝: 1
系列: *
AD1871
–12–
REV. 0
TERMINOLOGY
Dynamic Range
The ratio of a full-scale input signal to the integrated input
noise in the pass band (20 Hz to 20 kHz), expressed in decibels
(dB). Dynamic range is measured with a –60 dB input signal
and is equal to (S/[THD+N]) + 60 dB. Note that spurious
harmonics are below the noise with a –60 dB input, so the
noise level establishes the dynamic range. The dynamic range
is specified with and without an A-Weight filter applied.
Signal to (Total Harmonic Distortion + Noise)
(S/[THD+N])
The ratio of the root-mean-square (rms) value of the fundamen-
tal input signal to the rms sum of all other spectral components
in the pass band, expressed in decibels (dB).
Pass Band
The region of the frequency spectrum unaffected by the attenu-
ation of the digital decimator’s filter.
Pass-Band Ripple
The peak-to-peak variation in amplitude response from equal-
amplitude input signal frequencies within the pass band, expressed
in decibels.
Stop Band
The region of the frequency spectrum attenuated by the digital
decimator’s filter to the degree specified by stop-band attenuation.
Gain Error
With a near full-scale input, the ratio of the actual output to the
expected output, expressed as a percentage.
Interchannel Gain Mismatch
With identical near full-scale inputs, the ratio of the outputs of
the two stereo channels, expressed in decibels.
Gain Drift
Change in response to a near full-scale input with a change in
temperature, expressed as parts-per-million (ppm) per
∞C.
Crosstalk (EIAJ Method)
Ratio of response on one channel with a grounded input to a
full-scale 1 kHz sine-wave input on the other channel, expressed
in decibels.
Power Supply Rejection
With no analog input, signal present at the output when a
300 mV p-p signal is applied to power supply pins, expressed in
decibels of full scale.
Group Delay
Intuitively, the time interval required for an input pulse to
appear at the converter’s output, expressed in milliseconds (ms).
More precisely, the derivative of radian phase with respect to
radian frequency at a given frequency.
GLOSSARY
ADC—Analog-to-Digital Converter
DSP—Digital Signal Processor
IMCLK—Internal master clock signal, used to clock the deci-
mating filter section. (Its frequency must be 256
fS.)
MCLK—External master clock signal applied to the AD1871.
Its frequency can be 256, 512, or 768
fS. MCLK is divided
internally to give an IMCLK frequency that must be 256
fS.
MODCLK—This is the -
modulator clock that determines
the sample rate of the modulator. Ideally, it should not exceed
the lower of 6.144 MHz or 128
fS. The MODCLK is derived
from the IMCLK by a divider that can be selected as /2 or /4.
MUX—Multiplexer
PGA—Programmable Gain Amplifier
相關(guān)PDF資料
PDF描述
VE-J1H-EY CONVERTER MOD DC/DC 52V 50W
GCM22DSXN CONN EDGECARD 44POS DIP .156 SLD
EVAL-AD977CB BOARD EVAL FOR AD977
CDB5529 EVAL BOARD FOR CS5529
VE-J1F-EY CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD1895EB 制造商:Analog Devices 功能描述:EVAL BD FOR AD1895 192KHZ 8:1 STEREO - Bulk
EVAL-AD1896EB 制造商:Analog Devices 功能描述:Evaluation Kit For 24-Bit, High-Performance, Single-Chip, Second Generation Asynchronous Sample Rate Converter 制造商:Analog Devices 功能描述:EVAL KIT FOR AD1896 7.75:1 TO 1:8, 192KHZ STEREO ASRC EVAL B - Bulk
EVAL-AD1928EB 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1928EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1934EB 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel DAC with PLL, 192 kHz, 24 Bits