- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16544 > EV-ADF4108EB2Z (Analog Devices Inc)BOARD EVAL FOR ADF4108EB2Z PDF資料下載
參數(shù)資料
| 型號： | EV-ADF4108EB2Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADF4108EB2Z |
| 標準包裝： | 1 |
| 系列： | * |
ADF4108
Data Sheet
Rev. E | Page 4 of 20
Parameter
B Version1
B Chips2
(Typ)
Unit
Test Conditions/Comments
NOISE CHARACTERISTICS
Normalized Phase Noise Floor
(PNSYNTH)9
223
dBc/Hz typ
PLL loop B/W = 500 kHz, measured at 100 kHz offset
122
dBc/Hz typ
10 kHz offset; normalized to 1 GHz
Phase Noise Performance11
@ VCO output
7900 MHz Output12
81
dBc/Hz typ
@ 1 kHz offset and 1 MHz PFD frequency
Spurious Signals
7900 MHz Output12
82
dBc typ
@ 1 MHz offset and 1 MHz PFD frequency
1
Operating temperature range (B version) is 40°C to +85°C.
2
The B chip specifications are given as typical values.
3
This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that
is less than this value.
4
AVDD = DVDD = 3.3 V.
5
AC coupling ensures AVDD/2 bias.
6
Guaranteed by design. Sample tested to ensure compliance.
7
TA = 25°C; AVDD = DVDD = 3.3 V; P = 32; RFIN = 8 GHz, fPFD = 200 kHz, REFIN = 10 MHz.
8
TA = 25°C; AVDD = DVDD = 3.3 V; R = 16,383; A = 63; B = 891; P = 32; RFIN = 7.0 GHz.
9
The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider
value) and 10 log FPFD. PNSYNTH = PNTOT 10 log FPFD 20 log N.
10
The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency, fRF,
and at a frequency offset, f, is given by PN = PN1_f + 10 log(10 kHz/f) + 20 log(fRF/1 GHz). All phase noise measurements were performed with the EV-ADF4108EBZ1 and
the Agilent E5500 phase noise system. Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL.
11
The phase noise is measured with the EV-ADF4108EB1Z evaluation board, with the ZComm CRO8000Z VCO. The spectrum analyzer provides the REFIN for the
synthesizer (fREFOUT = 10 MHz @ 0 dBm).
12
fREFIN = 10 MHz; fPFD = 1 MHz; fRF = 7900 MHz; N = 7900; loop B/W = 30 kHz, VCO = ZComm CRO8000Z.
相關PDF資料 |
PDF描述 |
|---|---|
| EEU-EB2V470S | CAP ALUM 47UF 350V 20% RADIAL |
| SP1812R-273K | INDUCTOR PWR SHIELDED 27.0UH SMD |
| RSM11DSES | CONN EDGECARD 22POS .156 EYELET |
| ECE-T2GP102EA | CAP ALUM 1000UF 400V 20% SNAP |
| RCA15DTMI | CONN EDGECARD 30POS R/A .125 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EV-ADF4113HVSD1Z | 功能描述:時鐘和定時器開發(fā)工具 Evaluation Board I.C. ADF4113HV RoHS:否 制造商:Texas Instruments 產品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| EV-ADF411XSD1Z | 功能描述:時鐘和定時器開發(fā)工具 Evaluation Board I.C. RoHS:否 制造商:Texas Instruments 產品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| EV-ADF4153ASD1Z | 功能描述:時鐘和定時器開發(fā)工具 Evaluation Board RoHS:否 制造商:Texas Instruments 產品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| EV-ADF4153SD1Z | 功能描述:BOARD EVAL FOR ADF4153SD1Z RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EV-ADF4156SD1Z | 功能描述:BOARD EVAL FOR ADF4156 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復。