參數(shù)資料
型號(hào): EPM7128ALC84-7
文件頁(yè)數(shù): 31/60頁(yè)
文件大?。?/td> 1030K
代理商: EPM7128ALC84-7
Altera Corporation
37
MAX 7000A Programmable Logic Device Data Sheet
Table 19. EPM7128AE Internal Timing Parameters (Part 1 of 2)
Symbol
Parameter
Conditions
Speed Grade
Unit
-5
-7
-10
Min
Max
Min
Max
Min
Max
tIN
Input pad and buffer delay
0.7
1.0
1.4
ns
tIO
I/O input pad and buffer
delay
0.7
1.0
1.4
ns
tFIN
Fast input delay
2.5
3.0
3.4
ns
tSEXP
Shared expander delay
2.0
2.9
3.8
ns
tPEXP
Parallel expander delay
0.4
0.7
0.9
ns
tLAD
Logic array delay
1.6
2.4
3.1
ns
tLAC
Logic control array delay
0.7
1.0
1.3
ns
tIOE
Internal output enable delay
0.0
ns
tOD1
Output buffer and pad
delay, slow slew rate = off
VCCIO = 3.3 V
C1 = 35 pF
0.8
1.2
1.6
ns
tOD2
Output buffer and pad
delay, slow slew rate = off
VCCIO = 2.5 V
C1 = 35 pF
1.3
1.7
2.1
ns
tOD3
Output buffer and pad
delay, slow slew rate = on
VCCIO = 2.5 V or 3.3 V
C1 = 35 pF
5.8
6.2
6.6
ns
tZX1
Output buffer enable delay,
slow slew rate = off
VCCIO = 3.3 V
C1 = 35 pF
4.0
5.0
ns
tZX2
Output buffer enable delay,
slow slew rate = off
VCCIO = 2.5 V
C1 = 35 pF
4.5
5.5
ns
tZX3
Output buffer enable delay,
slow slew rate = on
VCCIO = 3.3 V
C1 = 35 pF
9.0
10.0
ns
tXZ
Output buffer disable delay C1 = 5 pF
4.0
5.0
ns
tSU
Register setup time
1.4
2.1
2.9
ns
tH
Register hold time
0.6
1.0
1.3
ns
tFSU
Register setup time of fast
input
1.1
1.6
ns
tFH
Register hold time of fast
input
1.4
ns
tRD
Register delay
0.8
1.2
1.6
ns
tCOMB
Combinatorial delay
0.5
0.9
1.3
ns
tIC
Array clock delay
1.2
1.7
2.2
ns
相關(guān)PDF資料
PDF描述
EPM7128ATC100-10
EPM7128ATC100-12
EPM7128ATC100-6
EPM7128ATC100-7
EPM7192EQI160-7 Electrically-Erasable Complex PLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7128AT10010 制造商:ALTERA 功能描述:NEW
EPM7128AT1100-10 制造商:Altera Corporation 功能描述:
EPM7128ATC100-10 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPM7128ATC100-10F 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPM7128ATC100-12 制造商:Altera Corporation 功能描述:COMPLEX-EEPLD, 128-CELL, 12NS PROP DELAY, 100 Pin, Plastic, TQFP