Notes to tables: (1) These values are specified under the recommende" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EPM7032SLC44-10N
寤犲晢锛� Altera
鏂囦欢闋佹暩(sh霉)锛� 41/66闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MAX 7000 CPLD 32 44-PLCC
鐢�(ch菐n)鍝佽畩鍖栭€氬憡锛� MAX 7000 Series Obsolescence 08/Jun/2009
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 390
绯诲垪锛� MAX® 7000
鍙法绋嬮鍨嬶細 绯荤当(t菕ng)鍏�(n猫i)鍙法绋�
鏈€澶у欢閬叉檪(sh铆)闁� tpd(1)锛� 10.0ns
闆诲闆绘簮 - 鍏�(n猫i)閮細 4.75 V ~ 5.25 V
閭忚集鍏冧欢/閭忚集濉婃暩(sh霉)鐩細 2
瀹忓柈鍏冩暩(sh霉)锛� 32
闁€鏁�(sh霉)锛� 600
杓稿叆/杓稿嚭鏁�(sh霉)锛� 36
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 44-LCC锛圝 褰㈠紩绶氾級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 44-PLCC锛�16.58x16.58锛�
鍖呰锛� 绠′欢
鍏跺畠鍚嶇ū锛� 544-2001
EPM7032SLC44-10N-ND
46
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more
information on switching waveforms.
(2)
This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter
must be added to this minimum width if the clear or reset signal incorporates the tLAD parameter into the signal
path.
(3)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(4)
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
(5)
The fMAX values represent the highest frequency for pipelined data.
(6)
Operating conditions: VCCIO = 3.3 V 卤 10% for commercial and industrial use.
(7)
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(8)
The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP, tACL, and tCPPW parameters for macrocells
running in the low-power mode.
Tables 33 and 34 show the EPM7160S AC operating conditions.
Table 33. EPM7160S External Timing Parameters (Part 1 of 2)
Symbol
Parameter
Conditions
Speed Grade
Unit
-6
-7
-10
-15
MinMax MinMax MinMax MinMax
tPD1
Input to non-registered output
C1 = 35 pF
6.0
7.5
10.0
15.0
ns
tPD2
I/O input to non-registered
output
C1 = 35 pF
6.0
7.5
10.0
15.0
ns
tSU
Global clock setup time
3.4
4.2
7.0
11.0
ns
tH
Global clock hold time
0.0
ns
tFSU
Global clock setup time of fast
input
2.5
3.0
ns
tFH
Global clock hold time of fast
input
0.0
0.5
0.0
ns
tCO1
Global clock to output delay
C1 = 35 pF
3.9
4.8
5
8
ns
tCH
Global clock high time
3.0
4.0
5.0
ns
tCL
Global clock low time
3.0
4.0
5.0
ns
tASU
Array clock setup time
0.9
1.1
2.0
4.0
ns
tAH
Array clock hold time
1.7
2.1
3.0
4.0
ns
tACO1
Array clock to output delay
C1 = 35 pF
6.4
7.9
10.0
15.0
ns
tACH
Array clock high time
3.0
4.0
6.0
ns
tACL
Array clock low time
3.0
4.0
6.0
ns
tCPPW
Minimum pulse width for clear
and preset
2.5
3.0
4.0
6.0
ns
tODH
Output data hold time after
clock
C1 = 35 pF (3)
1.0
ns
tCNT
Minimum global clock period
6.7
8.2
10.0
13.0
ns
fCNT
Maximum internal global clock
frequency
149.3
122.0
100.0
76.9
MHz
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VI-B0P-CY-F1 CONVERTER MOD DC/DC 13.8V 50W
ECC07DJBN-S1136 CONN EDGECARD 14PS .100 PRESSFIT
ABM31DTBI CONN EDGECARD 62POS R/A .156 SLD
EPM7032SLC44-6N IC MAX 7000 CPLD 32 44-PLCC
ISPLSI 5512VA-110LB272 IC PLD ISP 288I/O 8.5NS 272BGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EPM7032SLC44-10N 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:IC MAX ISP PLD 7032 PLCC44 3.3V
EPM7032SLC44-5 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:IC CPLD 32MC 5NS 44PLCC 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:IC MAX 44PLCC
EPM7032SLC44-5N 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:IC CPLD 32MC 5NS 44PLCC 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:IC MAX 44PLCC
EPM7032SLC44-6 鍔熻兘鎻忚堪:IC MAX 7000 CPLD 32 44-PLCC RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - CPLD锛堝京(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢锛� 绯诲垪:MAX® 7000 妯�(bi膩o)婧�(zh菙n)鍖呰:24 绯诲垪:CoolRunner II 鍙法绋嬮鍨�:绯荤当(t菕ng)鍏�(n猫i)鍙法绋� 鏈€澶у欢閬叉檪(sh铆)闁� tpd(1):7.1ns 闆诲闆绘簮 - 鍏�(n猫i)閮�:1.7 V ~ 1.9 V 閭忚集鍏冧欢/閭忚集濉婃暩(sh霉)鐩�:24 瀹忓柈鍏冩暩(sh霉):384 闁€鏁�(sh霉):9000 杓稿叆/杓稿嚭鏁�(sh霉):173 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:208-BFQFP 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:208-PQFP锛�28x28锛� 鍖呰:鎵樼洡
EPM7032SLC44-6N 鍔熻兘鎻忚堪:IC MAX 7000 CPLD 32 44-PLCC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - CPLD锛堝京(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢锛� 绯诲垪:MAX® 7000 妯�(bi膩o)婧�(zh菙n)鍖呰:24 绯诲垪:CoolRunner II 鍙法绋嬮鍨�:绯荤当(t菕ng)鍏�(n猫i)鍙法绋� 鏈€澶у欢閬叉檪(sh铆)闁� tpd(1):7.1ns 闆诲闆绘簮 - 鍏�(n猫i)閮�:1.7 V ~ 1.9 V 閭忚集鍏冧欢/閭忚集濉婃暩(sh霉)鐩�:24 瀹忓柈鍏冩暩(sh霉):384 闁€鏁�(sh霉):9000 杓稿叆/杓稿嚭鏁�(sh霉):173 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:208-BFQFP 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:208-PQFP锛�28x28锛� 鍖呰:鎵樼洡