參數(shù)資料
型號(hào): EPF81500AQC240-2
廠商: Altera
文件頁(yè)數(shù): 9/62頁(yè)
文件大?。?/td> 0K
描述: IC FLEX 8000A FPGA 16K 240-PQFP
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 48
系列: FLEX 8000
LAB/CLB數(shù): 162
邏輯元件/單元數(shù): 1296
輸入/輸出數(shù): 181
門(mén)數(shù): 16000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 240-BFQFP
供應(yīng)商設(shè)備封裝: 240-PQFP(32x32)
其它名稱: 544-2249
Altera Corporation
17
FLEX 8000 Programmable Logic Device Family Data Sheet
FL
EX
800
0
3
Each LE in an LAB can drive up to two separate column interconnect
channels. Therefore, all 16 available column channels can be driven by the
LAB. The column channels run vertically across the entire device, and
share access to LABs in the same column but in different rows. The
MAX+PLUS II Compiler chooses which LEs must be connected to a
column channel. A row interconnect channel can be fed by the output of
the LE or by two column channels. These three signals feed a multiplexer
that connects to a specific row channel. Each LE is connected to one 3-to-1
multiplexer. In an LAB, the multiplexers provide all 16 column channels
with access to 8 row channels.
Each column of LABs has a dedicated column interconnect that routes
signals out of the LABs into the column. The column interconnect can then
drive I/O pins or feed into the row interconnect to route the signals to
other LABs in the device. A signal from the column interconnect, which
can be either the output of an LE or an input from an I/O pin, must
transfer to the row interconnect before it can enter an LAB. Table 4
summarizes the FastTrack Interconnect resources available in each
FLEX 8000 device.
Figure 9 shows the interconnection of four adjacent LABs, with row,
column, and local interconnects, as well as the associated cascade and
carry chains.
Table 4. FLEX 8000 FastTrack Interconnect Resources
Device
Rows
Channels per Row
Columns
Channels per Column
EPF8282A
EPF8282AV
2
168
13
16
EPF8452A
2
168
21
16
EPF8636A
3
168
21
16
EPF8820A
4
168
21
16
EPF81188A
6
168
21
16
EPF81500A
6
216
27
16
相關(guān)PDF資料
PDF描述
EPM2210GF324C3 IC MAX II CPLD 2210 LE 324-FBGA
EPM3512AFI256-10N IC MAX 3000A CPLD 512 256-FBGA
EPM7256SRC208-7N IC MAX 7000 CPLD 256 208-RQFP
EPM7512AEFC256-7 IC MAX 7000 CPLD 512 256-FBGA
EPM7512BFC256-5 IC MAX 7000 CPLD 512 256-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF81500AQC240-2N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Flex 8000 162 LABs 181 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81500AQC240-3 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Flex 8000 162 LABs 181 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81500AQC240-3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Flex 8000 162 LABs 181 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81500AQC240-4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Flex 8000 162 LABs 181 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81500ARC2402 制造商:ALTERA 功能描述:*