Figure 20. ICCACTIVE
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EPF6024ABC256-1
寤犲晢锛� Altera
鏂囦欢闋佹暩(sh霉)锛� 44/52闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FLEX 6000 FPGA 24K 256-BGA
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Three Reasons to Use FPGA's in Industrial Designs
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 40
绯诲垪锛� FLEX 6000
LAB/CLB鏁�(sh霉)锛� 196
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 1960
杓稿叆/杓稿嚭鏁�(sh霉)锛� 218
闁€鏁�(sh霉)锛� 24000
闆绘簮闆诲锛� 3 V ~ 3.6 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 85°C
灏佽/澶栨锛� 256-BBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 256-BGA锛�27x27锛�
Altera Corporation
49
FLEX 6000 Programmable Logic Device Family Data Sheet
Figure 20. ICCACTIVE vs. Operating Frequency
Device
Configuration &
Operation
The FLEX 6000 architecture supports several configuration schemes to
load a design into the device(s) on the circuit board. This section
summarizes the device operating modes and available device
configuration schemes.
f
Devices) for detailed information on configuring FLEX 6000 devices,
including sample schematics, timing diagrams, configuration options,
pins names, and timing parameters.
Frequency (MHz)
EPF6010A
EPF6024A
0
Frequency (MHz)
50
100
200
250
150
100
50
EPF6016A
0
Frequency (MHz)
50
100
400
300
200
100
0
50
100
200
150
100
50
EPF6016
0
Frequency (MHz)
30
60
800
1000
600
400
200
ICC Supply
Current
(mA)
ICC Supply
Current
(mA)
ICC Supply
Current
(mA)
ICC Supply
Current
(mA)
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AGL400V5-FGG256I IC FPGA 1KB FLASH 400K 256FBGA
ACC40DRYN-S93 CONN EDGECARD 80POS DIP .100 SLD
ACC40DRYH-S93 CONN EDGECARD 80POS DIP .100 SLD
EP1K100FC256-1 IC ACEX 1K FPGA 100K 256-FBGA
EP4CGX30BF14I7N IC CYCLONE IV GX FPGA 30K 169FBG
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EPF6024ABC256-2 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Flex 6000 196 LABs 218 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF6024ABC256-2N 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Flex 6000 196 LABs 218 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF6024ABC256-3 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Flex 6000 196 LABs 218 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF6024ABC256-3N 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:FPGA FLEX 6000 Family 24K Gates 1960 Cells 142.86MHz CMOS Technology 3.3V 256-Pin BGA 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:FPGA FLEX 6000 Family 24K Gates 1960 Cells 142.86MHz 0.42um Technology 3.3V 256-Pin BGA
EPF6024ABI256-2 鍔熻兘鎻忚堪:IC FLEX 6000 FPGA 24K 256-BGA RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:FLEX 6000 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:XC4000(E,L) Discontinuation 01/April/2002 妯�(bi膩o)婧�(zh菙n)鍖呰:24 绯诲垪:XC4000E/X LAB/CLB鏁�(sh霉):100 閭忚集鍏冧欢/鍠厓鏁�(sh霉):238 RAM 浣嶇附瑷�:3200 杓稿叆/杓稿嚭鏁�(sh霉):80 闁€鏁�(sh霉):3000 闆绘簮闆诲:4.5 V ~ 5.5 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:120-BCBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:120-CPGA锛�34.55x34.55锛�