Notes to tables: (1) See the Operating Requirements for Altera D" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EPF6016AQC208-1
寤犲晢锛� Altera
鏂囦欢闋佹暩(sh霉)锛� 26/52闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FLEX 6000 FPGA 16K 208-PQFP
鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 Three Reasons to Use FPGA's in Industrial Designs
妯欐簴鍖呰锛� 144
绯诲垪锛� FLEX 6000
LAB/CLB鏁�(sh霉)锛� 132
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 1320
杓稿叆/杓稿嚭鏁�(sh霉)锛� 171
闁€鏁�(sh霉)锛� 16000
闆绘簮闆诲锛� 3 V ~ 3.6 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 85°C
灏佽/澶栨锛� 208-BFQFP
渚涙噳鍟嗚ō鍌欏皝瑁濓細 208-PQFP锛�28x28锛�
鐢�(ch菐n)鍝佺洰閷勯爜闈細 602 (CN2011-ZH PDF)
鍏跺畠鍚嶇ū锛� 544-2246
32
Altera Corporation
FLEX 6000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
(2)
Minimum DC input is 鈥�0.5 V. During transitions, the inputs may undershoot to 鈥�2.0 V or overshoot to 7.0 V for
input currents less than 100 mA and periods shorter than 20 ns.
(3)
Numbers in parentheses are for industrial-temperature-range devices.
(4)
Maximum VCC rise time to 100 ms. VCC must rise monotonically.
(5)
Typical values are for TA = 25掳 C and VCC = 5.0 V.
(6)
These values are specified under the FLEX 6000 Recommended Operating Conditions shown in Table 12 on
(7)
The IOH parameter refers to high-level TTL or CMOS output current.
(8)
The IOL parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins
as well as output pins.
(9)
Capacitance is sample-tested only.
Table 13. FLEX 6000 5.0-V Device DC Operating Conditions
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIH
High-level input voltage
2.0
VCCINT + 0.5
V
VIL
Low-level input voltage
鈥�0.5
0.8
V
VOH
5.0-V high-level TTL output
voltage
IOH = 鈥�8 mA DC, VCCIO = 4.75 V (7)
2.4
V
3.3-V high-level TTL output
voltage
IOH = 鈥�8 mA DC, VCCIO = 3.00 V (7)
2.4
V
3.3-V high-level CMOS output
voltage
IOH = 鈥�0.1 mA DC, VCCIO = 3.00 V (7)
VCCIO 鈥�0.2
V
VOL
5.0-V low-level TTL output
voltage
IOL = 8 mA DC, VCCIO = 4.75 V (8)
0.45
V
3.3-V low-level TTL output
voltage
IOL = 8 mA DC, VCCIO = 3.00 V (8)
0.45
V
3.3-V low-level CMOS output
voltage
IOL = 0.1 mA DC, VCCIO = 3.00 V (8)
0.2
V
II
Input pin leakage current
VI = VCC or ground (8)
鈥�10
10
A
IOZ
Tri-stated I/O pin leakage current VO = VCC or ground (8)
鈥�40
40
A
ICC0
VCC supply current (standby)
VI = ground, no load
0.5
5
mA
Table 14. FLEX 6000 5.0-V Device Capacitance
Symbol
Parameter
Conditions
Min
Max
Unit
CIN
Input capacitance for I/O pin
VIN = 0 V, f = 1.0 MHz
8pF
CINCLK
Input capacitance for dedicated input VIN = 0 V, f = 1.0 MHz
12
pF
COUT
Output capacitance
VOUT = 0 V, f = 1.0 MHz
8pF
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
A3PE600-FG256 IC FPGA 600000 GATES 256-FBGA
A3PE600-FGG256 IC FPGA 600000 GATES 256-FBGA
AMC28DREI-S93 CONN EDGECARD 56POS .100 EYELET
ABC60DRTS-S13 CONN EDGECARD 120POS .100 EXTEND
RMC50DRXI CONN EDGECARD 100PS DIP .100 SLD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EPF6016AQC208-1N 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Flex 6000 132 LABs 171 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF6016AQC2082 鍒堕€犲晢:Altera Corporation 鍔熻兘鎻忚堪:
EPF6016AQC208-2 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Flex 6000 132 LABs 171 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF6016AQC208-2N 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Flex 6000 132 LABs 171 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF6016AQC208-3 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Flex 6000 132 LABs 171 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256