<nobr id="jwyum"><fieldset id="jwyum"></fieldset></nobr>
      <pre id="jwyum"><dfn id="jwyum"></dfn></pre>
      <dl id="jwyum"><menuitem id="jwyum"></menuitem></dl>
    • <delect id="jwyum"><form id="jwyum"></form></delect>
    • 參數(shù)資料
      型號: EPF10K40RC208-3
      廠商: Altera
      文件頁數(shù): 56/128頁
      文件大?。?/td> 0K
      描述: IC FLEX 10K FPGA 40K 208-RQFP
      產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
      產(chǎn)品變化通告: Package Change 30/Jun/2010
      標(biāo)準(zhǔn)包裝: 48
      系列: FLEX-10K®
      LAB/CLB數(shù): 288
      邏輯元件/單元數(shù): 2304
      RAM 位總計: 16384
      輸入/輸出數(shù): 147
      門數(shù): 93000
      電源電壓: 4.75 V ~ 5.25 V
      安裝類型: 表面貼裝
      工作溫度: 0°C ~ 85°C
      封裝/外殼: 208-BFQFP 裸露焊盤
      供應(yīng)商設(shè)備封裝: 240-RQFP(32x32)
      其它名稱: 544-2235
      Altera Corporation
      33
      FLEX 10K Embedded Programmable Logic Device Family Data Sheet
      Signals on the peripheral control bus can also drive the four global signals,
      referred to as GLOBAL0 through GLOBAL3 in Tables 8 and 9. The
      internally generated signal can drive the global signal, providing the same
      low-skew, low-delay characteristics for an internally generated signal as
      for a signal driven by an input. This feature is ideal for internally
      generated clear or clock signals with high fan-out. When a global signal is
      driven by internal logic, the dedicated input pin that drives that global
      signal cannot be used. The dedicated input pin should be driven to a
      known logic state (such as ground) and not be allowed to float.
      When the chip-wide output enable pin is held low, it will tri-state all pins
      on the device. This option can be set in the Global Project Device Options
      menu. Additionally, the registers in the IOE can be reset by holding the
      chip-wide reset pin low.
      Row-to-IOE Connections
      When an IOE is used as an input signal, it can drive two separate row
      channels. The signal is accessible by all LEs within that row. When an IOE
      is used as an output, the signal is driven by a multiplexer that selects a
      signal from the row channels. Up to eight IOEs connect to each side of
      each row channel. See Figure 14.
      Figure 14. FLEX 10K Row-to-IOE Connections
      n
      Each IOE is driven by an
      m-to-1 multiplexer.
      Each IOE can drive up to two
      row channels.
      IOE8
      IOE1
      m
      Row FastTrack
      Interconnect
      n
      The values for m and n are provided in Table 10.
      相關(guān)PDF資料
      PDF描述
      AFS1500-1FG484 IC FPGA 8MB FLASH 1.5M 484-FBGA
      24LC16B-E/SN IC EEPROM 16KBIT 400KHZ 8SOIC
      EP4CGX110CF23I7N IC CYCLONE IV FPGA 110K 484FBGA
      A54SX32-2TQG144I IC FPGA SX 48K GATES 144-TQFP
      A54SX32-2TQ144I IC FPGA SX 48K GATES 144-TQFP
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      EPF10K40RC208-4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 288 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EPF10K40RC240-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 288 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EPF10K40RC240-4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 288 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EPF10K40RC240-4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 288 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EPF10K50 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet