參數(shù)資料
型號： EPC8QC100
廠商： Altera
文件頁數(shù)： 18/36頁
文件大小： 0K
描述： IC CONFIG DEVICE 8MBIT 100-PQFP
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標準包裝： 66
系列： EPC
可編程類型： 系統(tǒng)內(nèi)可編程
存儲容量： 8Mb
電源電壓： 3 V ~ 3.6 V
工作溫度： 0°C ~ 70°C
封裝/外殼： 100-BQFP
供應(yīng)商設(shè)備封裝： 100-PQFP（14x20）
包裝： 托盤
產(chǎn)品目錄頁面： 604 (CN2011-ZH PDF)
其它名稱： 544-1238
Power-On Reset
Page 25
Enhanced Configuration (EPC) Devices Datasheet
January 2012
Altera Corporation
Power-On Reset
The POR circuit keeps the system in reset until power-supply voltage levels have
stabilized. The POR time consists of the VCC ramp time and a user-programmable
POR delay counter. When the supply is stable and the POR counter expires, the POR
circuit releases the OE pin. The POR time can be further extended by an external
device by driving the OE pin low.
1 Do not execute JTAG or ISP instructions until POR is complete.
The EPC device supports a programmable POR delay setting. You can set the POR
delay to the default 100-ms setting or reduce the POR delay to 2 ms for systems that
require fast power-up. The PORSEL input pin controls this POR delay—a logic-high
level selects the 2-ms delay, while a logic-low level selects the 100-ms delay.
The EPC device enters reset under the following conditions:
■
The POR reset starts at initial power-up during VCC ramp-up or if VCC drops
below the minimum operating condition anytime after VCC has stabilized
■
The FPGA initiates reconfiguration by driving nSTATUS low, which occurs if the
FPGA detects a CRC error or if the FPGA’s nCONFIG input pin is asserted
■
The controller detects a configuration error and asserts OE to begin reconfiguration
of the Altera FPGA (for example, when CONF_DONE stays low after all configuration
data has been transmitted)
EXCLK
Input
Optional external clock input pin that can be used to generate the configuration
clock (DCLK).
When an external clock source is not used, connect this pin to a valid logic level
(high or low) to prevent a floating-input buffer. If EXCLK is used, toggling the
EXCLK
input pin after the FPGA enters user mode will not effect the EPC device
operation.
PORSEL
Input
This pin selects a 2-ms or 100-ms POR counter delay during power up. When
PORSEL
is low, POR time is 100 ms. When PORSEL is high, POR time is 2 ms.
This pin must be connected to a valid logic level.
TM0
Input
For normal operation, this test pin must be connected to GND.
TM1
Input
For normal operation, this test pin must be connected to VCC.
Table 10. JTAG Interface Pins and Other Required Controller Pins (Part 2 of 2)
Pin Name
Pin Type
Description
相關(guān)PDF資料
PDF描述
GRM219R72A472KA01D CAP CER 4700PF 100V 10% X7R 0805
BP5277-12 IC BUCK CONVERTER MOD 12V SIP3
1250L2 BATTERY PK S-HD 3.0V D SIZE ZINC
AT17LV002-10JU IC SRL CONFIG EEPROM 2M 20-PLCC
AT17LV002A-10JU IC SRL CONFIG EEPROM 2M 20-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPC8QC100N 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 8Mb 50 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC8QI100 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 8Mb 50 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC8QI100N 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 8Mb 50 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC8XXX 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC-9 制造商:Curtis Industries 功能描述: 制造商:Curtis Industries 功能描述:Conn Barrier Strip 9 POS 9.52mm Solder ST Thru-Hole 15A
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*