- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19912 > EPC1064PI8 (Altera)IC CONFIG DEVICE 65KBIT 8-DIP PDF資料下載
參數(shù)資料
| 型號： | EPC1064PI8 |
| 廠商： | Altera |
| 文件頁數(shù)： | 9/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONFIG DEVICE 65KBIT 8-DIP |
| 產(chǎn)品培訓模塊： | Three Reasons to Use FPGA's in Industrial Designs |
| 標準包裝： | 100 |
| 系列： | EPC |
| 可編程類型： | OTP |
| 存儲容量： | 65kb |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 604 (CN2011-ZH PDF) |
| 配用： | PLMJ1213-ND - PROGRAMMER ADAPTER 20 PIN J-LEAD |
| 其它名稱： | 544-1368-5 EPC1064PI8-ND |
Timing Information
Page 17
Configuration Devices for SRAM-Based LUT Devices
January 2012
Altera Corporation
Table 9 lists the timing parameters when using EPC1 and EPC1441 devices at 3.3 V.
Table 10 lists the timing parameters when using EPC1, EPC2, and EPC1441 devices at
5.0 V.
Table 9. Timing Parameters when Using EPC1 and EPC1441 Devices at 3.3 V
Symbol
Parameter
Min
Typ
Max
Units
tPOR
POR delay (1)
——
200
ms
tOEZX
OE
high to DATA output enabled
—
80
ns
tCE
OE
high to first rising edge on DCLK
——
300
ns
tDSU
Data
setup time before rising edge on DCLK
30
—
ns
tDH
Data
hold time after rising edge on DCLK
0—
—
ns
tCO
DCLK
to DATA out
—
30
ns
tCDOE
DCLK
to DATA enable/disable
—
30
ns
fCLK
DCLK
frequency
2
4
10
MHz
tMCH
DCLK
high time for the first device in the configuration chain
50
125
250
ns
tMCL
DCLK
low time for the first device in the configuration chain
50
125
250
ns
tSCH
DCLK
high time for subsequent devices
50
—
ns
tSCL
DCLK
low time for subsequent devices
50
—
ns
tCASC
DCLK
rising edge to nCASC
—
25
ns
tCCA
nCS
to nCASC cascade delay
—
15
ns
tOEW
OE
low pulse width (reset) to guarantee counter reset
100
—
ns
tOEC
OE
low (reset) to DCLK disable delay
—
30
ns
tNRCAS
OE
low (reset) to nCASC delay
—
30
ns
Note to Table 9:
(1) During initial power-up, a POR delay occurs to permit voltage levels to stabilize. Subsequent reconfigurations do not incur this delay.
Table 10. Timing Parameters when Using EPC1, EPC2, and EPC1441 Devices at 5.0 V (Part 1 of 2)
Symbol
Parameter
Min
Typ
Max
Units
tPOR
POR delay (1)
——
200
ms
tOEZX
OE
high to DATA output enabled
—
50
ns
tCE
OE
high to first rising edge on DCLK
——
200
ns
tDSU
Data
setup time before rising edge on DCLK
30
—
ns
tDH
Data
hold time after rising edge on DCLK
0—
—
ns
tCO
DCLK
to DATA out
—
20
ns
tCDOE
DCLK
to DATA enable/disable
—
20
ns
fCLK
DCLK
frequency
6.7
10
16.7
MHz
tMCH
DCLK
high time for the first device in the configuration chain
30
50
75
ns
tMCL
DCLK
low time for the first device in the configuration chain
30
50
75
ns
tSCH
DCLK
high time for subsequent devices
30
—
ns
tSCL
DCLK
low time for subsequent devices
30
—
ns
tCASC
DCLK
rising edge to nCASC
—
20
ns
tCCA
nCS
to nCASC cascade delay
—
10
ns
相關PDF資料 |
PDF描述 |
|---|---|
| ECC07DREF-S13 | CONN EDGECARD 14POS .100 EXTEND |
| ACC31DRTS-S13 | CONN EDGECARD 62POS .100 EXTEND |
| LTC4301IMS8#TR | IC BUFFER BUS HOTSWAP 2WR 8MSOP |
| EPC1441PI8 | IC CONFIG DEVICE 400KBIT 8-DIP |
| EPC1LC20N | IC CONFIG DEVICE 1MBIT 20-PLCC |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPC1064PI-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| EPC1064TC32 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EPC1064TC-32 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| EPC1064TI32 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| EPC1064V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration Devices for SRAM-Based LUT Devices |
發(fā)布緊急采購，3分鐘左右您將得到回復。