<big id="6wprz"><sup id="6wprz"><small id="6wprz"></small></sup></big>
  • 參數(shù)資料
    型號(hào): EP4SGX70HF35C3N
    廠商: Altera
    文件頁(yè)數(shù): 69/82頁(yè)
    文件大?。?/td> 0K
    描述: IC STRATIX IV GX 70K 1152FBGA
    產(chǎn)品培訓(xùn)模塊: Stratix IV FPGAs
    Three Reasons to Use FPGA's in Industrial Designs
    特色產(chǎn)品: Stratix? IV Series FPGAs
    標(biāo)準(zhǔn)包裝: 3
    系列: Stratix® IV GX
    LAB/CLB數(shù): 2904
    邏輯元件/單元數(shù): 72600
    RAM 位總計(jì): 7564880
    輸入/輸出數(shù): 488
    電源電壓: 0.87 V ~ 0.93 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 85°C
    封裝/外殼: 1152-BBGA
    供應(yīng)商設(shè)備封裝: 1152-FBGA(27x27)
    其它名稱: 544-2618
    Chapter 1: DC and Switching Characteristics for Stratix IV Devices
    1–63
    I/O Timing
    March 2014
    Altera Corporation
    Stratix IV Device Handbook
    Volume 4: Device Datasheet and Addendum
    Programmable IOE Delay
    Table 1–52 lists the Stratix IV IOE programmable delay settings.
    Programmable Output Buffer Delay
    Table 1–53 lists the delay chain settings that control the rising and falling edge delays
    of the output buffer. The default delay is 0 ps.
    Table 1–52. IOE Programmable Delay for Stratix IV Devices
    Parameter
    Available
    Settings
    Min Offset
    Fast Model
    Slow Model
    Industrial/
    Military
    Commercial
    C2 (3)
    C3
    C4
    I3/M3
    I4
    Unit
    D1
    16
    0
    0.462
    0.505
    0.732
    0.795
    0.857
    0.801
    0.864
    ns
    D2
    8
    0
    0.234
    0.232
    0.337
    0.372
    0.407
    0.371
    0.405
    ns
    D3
    8
    0
    1.700
    1.769
    2.695
    2.927
    3.157
    2.948
    3.178
    ns
    D4
    16
    0
    0.508
    0.554
    0.813
    0.882
    0.952
    0.889
    0.959
    ns
    D5
    16
    0
    0.472
    0.500
    0.747
    0.799
    0.875
    0.817
    0.882
    ns
    D6
    7
    0
    0.186
    0.195
    0.294
    0.319
    0.345
    0.321
    0.347
    ns
    Notes to Table 1–52:
    (1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column.
    (2) Minimum offset does not include the intrinsic delay.
    (3) For the EP4SGX530 device density, the IOE programmable delays have an additional 5% maximum offset.
    Table 1–53. Programmable Output Buffer Delay (1)
    Symbol
    Parameter
    Typical
    Unit
    DOUTBUF
    Rising and/or falling edge
    delay
    0 (default)
    ps
    50
    ps
    100
    ps
    150
    ps
    Note to Table 1–53:
    (1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay
    Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the
    Output Buffer Delay assignment.
    相關(guān)PDF資料
    PDF描述
    EBC26DREH CONN EDGECARD 52POS .100 EYELET
    EP2AGX125EF29C4N IC ARRIA II GX FPGA 125K 780FBGA
    IRS2552DPBF IC CTLR BALLAST CCFL/EEFL 16-DIP
    EP2AGX125EF35C5N IC ARRIA II GX 125K 1152FBG
    TACL156M006RTA CAP TANT 15UF 6.3V 20% 0603
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    EP4SGX70HF35C4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35C4N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35I3 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35I3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35I4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256