• <code id="rn5ay"></code>
    <tt id="rn5ay"><thead id="rn5ay"></thead></tt>
    • <button id="rn5ay"><kbd id="rn5ay"><s id="rn5ay"></s></kbd></button><span id="rn5ay"></span>
      <tfoot id="rn5ay"><wbr id="rn5ay"><th id="rn5ay"></th></wbr></tfoot>
      <dfn id="rn5ay"><dd id="rn5ay"></dd></dfn>
      <span id="rn5ay"><nobr id="rn5ay"><optgroup id="rn5ay"></optgroup></nobr></span>
        參數(shù)資料
        型號: EP4SE820H40I3
        廠商: Altera
        文件頁數(shù): 40/82頁
        文件大?。?/td> 0K
        描述: IC STRATIX IV FPGA 820K 1517HBGA
        產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
        標準包裝: 3
        系列: STRATIX® IV E
        LAB/CLB數(shù): 32522
        邏輯元件/單元數(shù): 813050
        RAM 位總計: 34093056
        輸入/輸出數(shù): 976
        電源電壓: 0.87 V ~ 0.93 V
        安裝類型: 表面貼裝
        工作溫度: -40°C ~ 100°C
        封裝/外殼: 1517-BBGA 裸露焊盤
        供應商設備封裝: 1517-HBGA(42.5x42.5)
        Chapter 1: DC and Switching Characteristics for Stratix IV Devices
        1–37
        Switching Characteristics
        March 2014
        Altera Corporation
        Stratix IV Device Handbook
        Volume 4: Device Datasheet and Addendum
        Total jitter FC-4
        Pattern = CRPAT
        0.52
        0.52
        0.52
        UI
        Deterministic jitter FC-4
        Pattern = CRPAT
        0.33
        0.33
        0.33
        UI
        Fibre Channel Receiver Jitter Tolerance (5), (14)
        Deterministic jitter FC-1
        Pattern = CJTPAT
        > 0.37
        UI
        Random jitter FC-1
        Pattern = CJTPAT
        > 0.31
        UI
        Sinusoidal jitter FC-1
        Fc/25000
        > 1.5
        UI
        Fc/1667
        > 0.1
        UI
        Deterministic jitter FC-2
        Pattern = CJTPAT
        > 0.33
        UI
        Random jitter FC-2
        Pattern = CJTPAT
        > 0.29
        UI
        Sinusoidal jitter FC-2
        Fc/25000
        > 1.5
        UI
        Fc/1667
        > 0.1
        UI
        Deterministic jitter FC-4
        Pattern = CJTPAT
        > 0.33
        UI
        Random jitter FC-4
        Pattern = CJTPAT
        > 0.29
        UI
        Sinusoidal jitter FC-4
        Fc/25000
        > 1.5
        UI
        Fc/1667
        > 0.1
        UI
        XAUI Transmit Jitter Generation (6)
        Total jitter at 3.125 Gbps
        Pattern = CJPAT
        0.3
        0.3
        0.3
        UI
        Deterministic jitter at
        3.125 Gbps
        Pattern = CJPAT
        0.17
        0.17
        0.17
        UI
        XAUI Receiver Jitter Tolerance (6)
        Total jitter
        > 0.65
        UI
        Deterministic jitter
        > 0.37
        UI
        Peak-to-peak jitter
        Jitter frequency =
        22.1 KHz
        > 8.5
        UI
        Peak-to-peak jitter
        Jitter frequency =
        1.875 MHz
        > 0.1
        UI
        Peak-to-peak jitter
        Jitter frequency =
        20 MHz
        > 0.1
        UI
        PCIe Transmit Jitter Generation (7)
        Total jitter at 2.5 Gbps
        (Gen1)
        Compliance pattern
        0.25
        0.25
        0.25
        UI
        Total jitter at 5 Gbps
        (Gen2) (15)
        Compliance pattern
        0.25
        0.25
        UI
        PCIe Receiver Jitter Tolerance (7)
        Total jitter at 2.5 Gbps
        (Gen1)
        Compliance pattern
        > 0.6
        UI
        Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 2 of 9)
        Symbol/
        Description
        Conditions
        –2 Commercial
        Speed Grade
        –3 Commercial/
        Industrial
        and –2× Commercial
        Speed Grade
        –3 Military (3) and
        –4 Commercial/
        Industrial Speed
        Grade
        Unit
        Min
        Typ
        Max
        Min
        Typ
        Max
        Min Typ
        Max
        相關PDF資料
        PDF描述
        AMM25DTAD-S189 CONN EDGECARD 50POS R/A .156 SLD
        HSM44DRAS CONN EDGECARD 88POS R/A .156 SLD
        HMM44DRAS CONN EDGECARD 88POS R/A .156 SLD
        HSC60DREF-S734 CONN EDGECARD 120PS .100 EYELET
        HMC60DREF-S734 CONN EDGECARD 120PS .100 EYELET
        相關代理商/技術參數(shù)
        參數(shù)描述
        EP4SE820H40I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 32522 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
        EP4SE820H40I4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 32522 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
        EP4SE820H40I4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 32522 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
        EP4SGX110 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Stratix IV Device
        EP4SGX110DF29C2X 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 4224 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256