參數(shù)資料
型號(hào): EP4S40G2F40I2N
廠商: Altera
文件頁(yè)數(shù): 20/82頁(yè)
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 230K 1517FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 3
系列: STRATIX® IV GT
LAB/CLB數(shù): 9120
邏輯元件/單元數(shù): 228000
RAM 位總計(jì): 17544192
輸入/輸出數(shù): 654
電源電壓: 0.92 V ~ 0.98 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1517-BBGA
供應(yīng)商設(shè)備封裝: 1517-FBGA(40x40)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–19
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Differential and
common mode
return loss
PCIe (Gen 1
and Gen 2),
XAUI,
HiGig+,
CEI SR/LR,
Serial RapidIO
SR/LR,
CPRI LV/HV,
OBSAI,
SATA
Compliant
Programmable PPM
detector (8)
± 62.5, 100, 125, 200,
250, 300, 500, 1000
ppm
Run length
200
200
200
UI
Programmable
equalization (18)
——
16
16
16
dB
tLTR (9)
——
75
75
75
s
tLTR_LTD_Manual (10)
—15
15
15
s
tLTD_Manual (11)
4000
4000
4000
ns
tLTD_Auto (12)
4000
4000
4000
ns
Receiver CDR
3 dB Bandwidth in
lock-to-data (LTD)
mode
PCIe Gen1
20 - 35
MHz
PCIe Gen2
40 - 65
MHz
(OIF) CEI PHY
at 6.375 Gbps
20 - 35
MHz
XAUI
10 - 18
MHz
Serial RapidIO
1.25 Gbps
10 - 18
MHz
Serial RapidIO
2.5 Gbps
10 - 18
MHz
Serial RapidIO
3.125 Gbps
6 - 10
MHz
GIGE
6 - 10
MHz
SONET OC12
3 - 6
MHz
SONET OC48
14 - 19
MHz
Receiver buffer and
CDR offset
cancellation time
(per channel)
——
1850
0
——
1850
0
18500
recon
fig_
clk
cycles
Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 4 of 9)
Symbol/
Description
Conditions
–2 Commercial
Speed Grade
–3 Commercial/
Industrial and
–2× Commercial
Speed Grade (1)
–3 Military (2)
and –4
Commercial/Industrial
Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
EP4SE530F43I3N IC STRATIX IV FPGA 530K 1760FBGA
EP4SGX530KF43I4 IC STRATIX IV FPGA 530K 1760FBGA
EP4SGX530KF43C3 IC STRATIX IV FPGA 530K 1760FBGA
EP4SGX360FF35I3 IC STRATIX IV FPGA 360K 1152FBGA
EP4SGX360FF35C2X IC STRATIX IV FPGA 360K 1152FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4S40G2F40I3 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G2F40I3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G5H40C2NES1 制造商:Altera Corporation 功能描述:IC FPGA 654 I/O 1517HBGA
EP4S40G5H40I1 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 21248 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G5H40I1N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 21248 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256