
5–10
Altera Corporation
Stratix II Device Handbook, Volume 1
April 2011
Operating Conditions
VIL
Low-level input voltage
–0.3
0.3
× V
CCIO
V
VOH
High-level output voltage
IOUT = –500
μA0.9 × V
CCIO
V
VOL
Low-level output voltage
IOUT = 1,500
μA0.1 × VCCIO
V
Table 5–15. PCI-X Mode 1 Specifications
Symbol
Parameter
Conditions
Minimum
Typical
Maximum
Unit
VCCIO
Output supply voltage
3.0
3.6
V
VIH
High-level input voltage
0.5
× V
CCIO
VCCIO + 0.5
V
VIL
Low-level input voltage
–0.30
0.35
× VCCIO
V
VIPU
Input pull-up voltage
0.7
× VCCIO
V
VOH
High-level output voltage
IOUT = –500
μA0.9 × V
CCIO
V
VOL
Low-level output voltage
IOUT = 1,500
μA0.1 × V
CCIO
V
Table 5–16. SSTL-18 Class I Specifications
Symbol
Parameter
Conditions
Minimum
Typical
Maximum
Unit
VCCIO
Output supply voltage
1.71
1.80
1.89
V
VREF
Reference voltage
0.855
0.900
0.945
V
VTT
Termination voltage
VREF – 0.04
VREF
VREF + 0.04
V
VIH (DC)
High-level DC input voltage
VREF + 0.125
V
VIL (DC)
Low-level DC input voltage
VREF – 0.125
V
VIH (AC)
High-level AC input voltage
VREF + 0.25
V
VIL (AC)
Low-level AC input voltage
VREF – 0.25
V
VOH
High-level output voltage
VTT + 0.475
V
VOL
Low-level output voltage
VTT – 0.475
V
(1)
This specification is supported across all the programmable drive settings available for this I/O standard as shown
in the Stratix II Architecture chapter in volume 1 of the Stratix II Device Handbook.
Table 5–14. 3.3-V PCI Specifications (Part 2 of 2)
Symbol
Parameter
Conditions
Minimum
Typical
Maximum
Unit